XCF128XFTG64C Xilinx Inc, XCF128XFTG64C Datasheet - Page 8

• Manufacturer Part Number: XCF128XFTG64C
• Description: IC PROM SRL 128M GATE 64-FTBGA
• Manufacturer: Xilinx Inc

Specifications of XCF128XFTG64C

• Memory Size: 128Mb
• Programmable Type: In System Programmable
• Voltage - Supply: 1.7 V ~ 2 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-TBGA
• Access Time: 85ns
• Supply Voltage Range: 1.7V To 2V
• Memory Case Style: FTBGA
• No. Of Pins: 64
• Operating Temperature Range: -40°C To +85°C
• Svhc: No SVHC (15-Dec-2010)
• Package /: RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 122-1578

as close as possible to the package). The PCB track widths should
be sufficient to carry the required V
FPGA Configuration Overview
Platform Flash XL enables the rich set of FPGA
configuration features without additional glue logic. The
device delivers the FPGA bitstream at power-on through a
16-bit data bus at data rates up to 800 Mb/s. The FPGA can
also be configured from one of many design/revision
bitstreams stored in the device. These revision bitstreams
are accessed through the FPGA's MultiBoot addressing
and fallback features available in specific system
configurations with Platform Flash XL. For detailed
descriptions of the FPGA configuration features and
configuration procedure, refer to the respective FPGA
configuration user guide.
At a high level, the general procedure for FPGA
configuration from Platform Flash XL is as follows:
1. A system event, such as power-up, initiates the FPGA
2. When ready, the FPGA and Platform Flash XL release
Table 4: Overview of FPGA Configuration from Platform Flash XL and Standard BPI Flash
DS617 (v3.0.1) January 07, 2010
Product Specification
Notes:
1.
2.
3.
4.
FPGA Configuration Mode
Guaranteed Bitstream
Transfer Bandwidth at Best
Clock Setting
Virtex-5 FPGA Support
Virtex-6 FPGA Support
ISE Software Programming
Support
MultiBoot Capable
configuration process. The FPGA drives its INIT_B pin
Low while it clears its configuration memory. The
Platform Flash XL drives its READY_WAIT pin Low
during its reset period.
their respective INIT_B and READY_WAIT pins. An
external resistor pulls the connected
INIT_B-READY_WAIT signal from Low to High,
synchronizing the start of the FPGA configuration
process.
The 800 Mb/s rate is achieved using a Virtex-5 FPGA with an external 50 MHz configuration clock source. Specific speed grades of the
Virtex-6 FPGA or system-level considerations can limit the configuration performance to less than 800 Mb/s.
Bandwidth is based on an example Virtex-5 FPGA considering F
Bandwidth is based on an example Virtex-5 FPGA considering F
bpi_page_size = 4, and bpi_1st_read_cycle = 4. First word access time = 110 ns; Page word access time = 25 ns.
See XAPP973, Indirect Programming of BPI PROMs with Virtex-5 FPGAs.
R
PP
program and erase currents.
Slave SelectMAP mode
Configuration Mode
(x16 data bus width)
High-Performance
800 Mb/s
(1)
Platform Flash XL High-Density Configuration and Storage Device
Platform Flash XL
www.xilinx.com
MCCKTOL
MCCKTOL
3. At the start of the configuration process, the FPGA
4. The Platform Flash XL latches the initial address from
5. The bitstream is synchronously transferred from the
6. At the end of the configuration process, the FPGA starts
Platform Flash XL can configure the FPGA in Slave
SelectMAP (x16) (recommended for maximum
performance), Master SelectMAP (x16), or Master BPI-Up
(x16) configuration mode. See
attributes for different configuration modes and memories.
Compatibility Mode
Standard BPI Flash
Master BPI-Up mode
samples its mode pins to determine its configuration
mode. For Master BPI-Up mode, the FPGA outputs an
address to read from the flash. For Slave SelectMAP
mode, onboard resistors set the initial flash read
address.
the FPGA or from onboard resistor settings into its
internal address counter and the Platform Flash XL
outputs the first 16-bit word.
Platform Flash XL to the FPGA. During each
successive FPGA CCLK period, the Platform Flash XL
increments its internal address counter and outputs the
next 16-bit word of the bitstream for the FPGA to
consume.
operation of the loaded bitstream and either drives
DONE High or releases DONE to High, indicating the
completion of the configuration procedure.
and BitGen ConfigRate = 31 MHz (nominal frequency).
and BitGen ConfigRate = 17 MHz (nominal frequency),
(x16 data bus width)
248 Mb/s
(2)
Table 4
Third-Party Standard BPI
(110-ns Access Time)
Master BPI-Up mode
(x16 data bus width)
For limited setups
for a summary of
78 Mb/s
Flash
(3)
(4)
8