AT91SAM7X256B-AU Atmel, AT91SAM7X256B-AU Datasheet - Page 570
![IC MCU 256KB FLASH 100LQFP](/photos/6/76/67646/313-100-lqfp_sml.jpg)
AT91SAM7X256B-AU
Manufacturer Part Number
AT91SAM7X256B-AU
Description
IC MCU 256KB FLASH 100LQFP
Manufacturer
Atmel
Series
AT91SAMr
Specifications of AT91SAM7X256B-AU
Core Processor
ARM7
Core Size
16/32-Bit
Speed
55MHz
Connectivity
CAN, Ethernet, I²C, SPI, SSC, UART/USART, USB
Peripherals
Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number Of I /o
62
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
64K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 1.95 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-LQFP
Package
100LQFP
Device Core
ARM7TDMI
Family Name
91S
Maximum Speed
55 MHz
Operating Supply Voltage
1.8|3.3 V
Data Bus Width
32 Bit
Number Of Programmable I/os
62
Interface Type
CAN/Ethernet/SPI/I2S/TWI/USART/USB
On-chip Adc
8-chx10-bit
Number Of Timers
3
Controller Family/series
AT91SAM7xxxxx
No. Of I/o's
62
Ram Memory Size
64KB
Cpu Speed
55MHz
No. Of Timers
1
Rohs Compliant
Yes
Cpu Family
91S
Device Core Size
32b
Frequency (max)
55MHz
Total Internal Ram Size
64KB
# I/os (max)
62
Number Of Timers - General Purpose
3
Operating Supply Voltage (typ)
1.8/3.3V
Operating Supply Voltage (max)
1.95/3.6V
Operating Supply Voltage (min)
1.65/3V
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
100
Package Type
LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT91SAM7X256B-AU
Manufacturer:
Atmel
Quantity:
1 800
Part Number:
AT91SAM7X256B-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
- Current page: 570 of 687
- Download datasheet (11Mb)
37.3.3
37.3.4
570
AT91SAM7X512/256/128 Preliminary
Pause Frame Support
Receive Block
The start of an 802.3 pause frame is as follows:
Table 37-3.
The network configuration register contains a receive pause enable bit (13). If a valid pause
frame is received, the pause time register is updated with the frame’s pause time, regardless of
its current contents and regardless of the state of the configuration register bit 13. An interrupt
(12) is triggered when a pause frame is received, assuming it is enabled in the interrupt mask
register. If bit 13 is set in the network configuration register and the value of the pause time reg-
ister is non-zero, no new frame is transmitted until the pause time register has decremented to
zero.
The loading of a new pause time, and hence the pausing of transmission, only occurs when the
EMAC is configured for full-duplex operation. If the EMAC is configured for half-duplex, there is
no transmission pause, but the pause frame received interrupt is still triggered.
A valid pause frame is defined as having a destination address that matches either the address
stored in specific address register 1 or matches 0x0180C2000001 and has the MAC control
frame type ID of 0x8808 and the pause opcode of 0x0001. Pause frames that have FCS or other
errors are treated as invalid and are discarded. Valid pause frames received increment the
Pause Frame Received statistic register.
The pause time register decrements every 512 bit times (i.e., 128 rx_clks in nibble mode)
once transmission has stopped. For test purposes, the register decrements every rx_clk cycle
once transmission has stopped if bit 12 (retry test) is set in the network configuration register. If
the pause enable bit (13) is not set in the network configuration register, then the decrementing
occurs regardless of whether transmission has stopped or not.
An interrupt (13) is asserted whenever the pause time register decrements to zero (assuming it
is enabled in the interrupt mask register).
The receive block checks for valid preamble, FCS, alignment and length, presents received
frames to the DMA block and stores the frames destination address for use by the address
checking block. If, during frame reception, the frame is found to be too long or rx_er is asserted,
a bad frame indication is sent to the DMA block. The DMA block then ceases sending data to
memory. At the end of frame reception, the receive block indicates to the DMA block whether the
frame is good or bad. The DMA block recovers the current receive buffer if the frame was bad.
The receive block signals the register block to increment the alignment error, the CRC (FCS)
error, the short frame, long frame, jabber error, the receive symbol error statistics and the length
field mismatch statistics.
The enable bit for jumbo frames in the network configuration register allows the EMAC to receive
jumbo frames of up to 10240 bytes in size. This operation does not form part of the IEEE802.3
specification and is disabled by default. When jumbo frames are enabled, frames received with a
frame size greater than 10240 bytes are discarded.
0x0180C2000001
Destination
Address
Start of an 802.3 Pause Frame
Address
Source
6 bytes
(Mac Control Frame)
0x8808
Type
Opcode
0x0001
Pause
Pause Time
6120H–ATARM–17-Feb-09
2 bytes
Related parts for AT91SAM7X256B-AU
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![AT91SAM7X-EK](/photos/9/20/92039/at91sam7x-ek_tmb.jpg)
Part Number:
Description:
KIT EVAL FOR AT91SAM7X256/128
Manufacturer:
Atmel
Datasheet:
![KSK-AT91SAM7X-PL](/photos/15/92/159245/largeiarsystemskickstartkit_tmb.jpg)
Part Number:
Description:
MCU, MPU & DSP Development Tools KICKSTART KIT ATMEL AT91SAM7X
Manufacturer:
IAR Systems
![AT91SAM9R64-CU](/photos/12/13/121356/144-lfbga_tmb.jpg)
Part Number:
Description:
MCU ARM9 64K SRAM 144-LFBGA
Manufacturer:
Atmel
Datasheet:
![AT91SAM7A3-AU](/photos/6/76/67646/313-100-lqfp_tmb.jpg)
Part Number:
Description:
IC ARM7 MCU FLASH 256K 100LQFP
Manufacturer:
Atmel
Datasheet:
![AT91SAM9G20B-CU](/photos/12/13/121366/217-lfbga_tmb.jpg)
Part Number:
Description:
IC ARM9 MPU 217-LFBGA
Manufacturer:
Atmel
Datasheet:
![AT91SAM9261B-CU](/photos/12/13/121366/217-lfbga_tmb.jpg)
Part Number:
Description:
MCU ARM9 ULTRA LOW PWR 217-LFBGA
Manufacturer:
Atmel
Datasheet:
![AT91SAM9G45-CU](/photos/12/13/121367/324-tfbga-pkg_tmb.jpg)
Part Number:
Description:
MCU ARM9 324-TFBGA
Manufacturer:
Atmel
Datasheet:
![AT91SAM9G10-CU](/photos/12/13/121366/217-lfbga_tmb.jpg)
Part Number:
Description:
IC MCU ARM9 SAMPLING 217CBGA
Manufacturer:
Atmel
Datasheet:
![AT91SAM9260B-CU](/photos/12/13/121366/217-lfbga_tmb.jpg)
Part Number:
Description:
IC ARM9 MCU 217-LFBGA
Manufacturer:
Atmel
Datasheet:
![AT91SAM9260B-QU](/photos/6/73/67311/313-208-pqfp_tmb.jpg)
Part Number:
Description:
IC ARM9 MCU 208-PQFP
Manufacturer:
Atmel
Datasheet:
![AT91SAM7X512-AU](/photos/6/76/67646/313-100-lqfp_tmb.jpg)
Part Number:
Description:
MCU ARM 512K HS FLASH 100-LQFP
Manufacturer:
Atmel
Datasheet:
![AT91SAM7X512-CU](/photos/6/89/68968/313-100-cbga_tmb.jpg)
Part Number:
Description:
MCU ARM 512K HS FLASH 100-TFBGA
Manufacturer:
Atmel
Datasheet:
![AT91SAM9263B-CU](/photos/12/13/121367/324-tfbga-pkg_tmb.jpg)
Part Number:
Description:
IC ARM9 MCU 200 MHZ 324-TFBGA
Manufacturer:
Atmel
Datasheet:
![AT91RM9200-CJ-002](/photos/12/32/123245/256-bga_tmb.jpg)
Part Number:
Description:
IC ARM MCU 16BIT 128K 256BGA
Manufacturer:
Atmel
Datasheet:
![AT91SAM7S128-AU-001](/photos/12/13/121332/313-64-tqfp_tmb.jpg)
Part Number:
Description:
IC ARM7 MCU 32BIT 128K 64LQFP
Manufacturer:
Atmel
Datasheet: