M30835FJGP#U5 Renesas Electronics America, M30835FJGP#U5 Datasheet - Page 306

IC M32C/83 MCU FLASH 144LQFP

M30835FJGP#U5

Manufacturer Part Number
M30835FJGP#U5
Description
IC M32C/83 MCU FLASH 144LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheets

Specifications of M30835FJGP#U5

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, WDT
Number Of I /o
121
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
31K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 34x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
144-LQFP
For Use With
R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30835FJGP#U5M30835FJGP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30835FJGP#U5M30835FJGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30835FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R
R
M
e
E
3
. v
J
2
Table 21.11 SR Waveform Output Mode Specifications (2/2)
Waveform Output Start Condition
Waveform Output Stop Condition
Interrupt Request
OUTCij Pin
Selectable Function
NOTES:
0
1
C
9
3 .
B
5. Set the FSCj bit in the GiFS register to "0" (waveform generation function selected) when using channels shared by
6. OUTC0
8 /
0
1
3
0
(OUTC1
both time measurement function and waveform generation function
OUTC3
3
J
G
4
a
0 -
n
o r
3 .
1
(6)
u
, 1
3
p
Item
2
1
0
0
, OUTC3
, OUTC1
, OUTC0
2
(
M
0
0
3
6
2
C
Page 281
8 /
4
2
4
, and OUTC3
, 3
, OUTC1
, OUTC1
M
3
2
C
(5)
f o
4
8 /
0
, and OUTC1
, OUTC1
4
3
8
The IFEq bit (q=0 to 7) in the GiFE register is set to "1" (channel q function
enabled)
The IFEq bit is set to "0" (channel q function disabled)
The POijR bit in the interrupt request register is set to "1" (interrupt requested)
when the value of the base timer matches that of the GiPOj register.
The POikR bit in the interrupt request register is set to "1" (interrupt requested)
when the value of the base timer matches that of the GiPOk register. (See
Figure 10.14)
Pulse signal output pin
• Default value set function : Set starting waveform output level
• Inversed output function : Waveform output level is inversed and output from
• Cascaded connection function: Connect group 0 and group 1 to operate as a
6
) T
8
the OUTCij pin
32-bit base timer
pins
2
, OUTC1
6
pins when using group 0 and group 1 cascaded connection)
4
, OUTC1
21. Intelligent I/O (Waveform Generation Function)
6
, OUTC2
Specification
0
, OUTC2
2
, OUTC2
4
, OUTC2
6
, OUTC3
0
,

Related parts for M30835FJGP#U5