MFRC52301HN1,151 NXP Semiconductors, MFRC52301HN1,151 Datasheet - Page 93

• Manufacturer Part Number: MFRC52301HN1,151
• Description: IC MIFARE READER 32-HVQFN
• Manufacturer: NXP Semiconductors
• Series: MIFARE®r

Specifications of MFRC52301HN1,151

• Frequency: 13.56MHz
• Package / Case: 32-VQFN Exposed Pad, 32-HVQFN, 32-SQFN, 32-DHVQFN
• Operating Current: 7 mA
• Operating Voltage: 2.5 V to 3.6 V
• Product: RFID Readers
• Wireless Frequency: 13.56 MHz
• Interface Type: RS-232, I2C
• Data Rate: 100 Kbps
• Operating Temperature Range: - 25 C to +85 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Rf Type: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 568-4766; 935282956151; MFRC52301HN1

NXP Semiconductors
26. Tables
Table 1.
Table 2.
Table 3.
Table 4.
Table 5.
Table 6.
Table 7.
Table 8.
Table 9.
Table 10. Selectable UART transfer speeds . . . . . . . . . .12
Table 11. UART framing . . . . . . . . . . . . . . . . . . . . . . . . .13
Table 12. Read data byte order . . . . . . . . . . . . . . . . . . . .13
Table 13. Write data byte order . . . . . . . . . . . . . . . . . . . .14
Table 14. Address byte 0 register; address MOSI . . . . . .16
Table 15. Register and bit settings controlling the
Table 16. Register and bit settings controlling the
Table 17. CRC coprocessor parameters . . . . . . . . . . . . .28
Table 18. Interrupt sources . . . . . . . . . . . . . . . . . . . . . . .30
Table 19. Behavior of register bits and their
Table 20. MFRC523 register overview . . . . . . . . . . . . . .34
Table 21. Reserved register (address 00h);
Table 22. Reserved register bit descriptions . . . . . . . . . .37
Table 23. CommandReg register (address 01h);
Table 24. CommandReg register bit descriptions . . . . . .37
Table 25. ComIEnReg register (address 02h);
Table 26. ComIEnReg register bit descriptions . . . . . . . .38
Table 27. DivIEnReg register (address 03h);
Table 28. DivIEnReg register bit descriptions . . . . . . . . .38
Table 29. ComIrqReg register (address 04h);
Table 30. ComIrqReg register bit descriptions . . . . . . . .39
Table 31. DivIrqReg register (address 05h);
Table 32. DivIrqReg register bit descriptions . . . . . . . . . .39
Table 33. ErrorReg register (address 06h);
Table 34: ErrorReg register bit descriptions . . . . . . . . . .40
Table 35. Status1Reg register (address 07h);
MFRC523_32
Product data sheet
PUBLIC
Quick reference data . . . . . . . . . . . . . . . . . . . . .2
Ordering information . . . . . . . . . . . . . . . . . . . . .3
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . .6
Communication overview for
ISO/IEC 14443 A/MIFARE reader/writer . . . . . .8
Connection protocol for detecting different
interface types . . . . . . . . . . . . . . . . . . . . . . . . . .9
MOSI and MISO byte order . . . . . . . . . . . . . . .11
MOSI and MISO byte order . . . . . . . . . . . . . . .11
Address byte 0 register; address MOSI . . . . . .11
BR_T0 and BR_T1 settings . . . . . . . . . . . . . . .12
signal on pin TX1 . . . . . . . . . . . . . . . . . . . . . . .24
signal on pin TX2 . . . . . . . . . . . . . . . . . . . . . . .25
designation . . . . . . . . . . . . . . . . . . . . . . . . . . .34
reset value: 00h bit allocation . . . . . . . . . . . . .37
reset value: 20h bit allocation . . . . . . . . . . . . .37
reset value: 80h bit allocation . . . . . . . . . . . . .37
reset value: 00h bit allocation . . . . . . . . . . . . .38
reset value: 14h bit allocation . . . . . . . . . . . . .38
reset value: x0h bit allocation . . . . . . . . . . . . .39
reset value: 00h bit allocation . . . . . . . . . . . . .40
reset value: 21h bit allocation . . . . . . . . . . . . .41
Rev. 3.2 — 12 January 2010
115232
Table 36. Status1Reg register bit descriptions . . . . . . . . 41
Table 37. Status2Reg register (address 08h);
Table 38. Status2Reg register bit descriptions . . . . . . . . 42
Table 39. FIFODataReg register (address 09h);
Table 40. FIFODataReg register bit descriptions . . . . . . 43
Table 41. FIFOLevelReg register (address 0Ah);
Table 42. FIFOLevelReg register bit descriptions . . . . . . 43
Table 43. WaterLevelReg register (address 0Bh);
Table 44. WaterLevelReg register bit descriptions . . . . . 44
Table 45. ControlReg register (address 0Ch);
Table 46. ControlReg register bit descriptions . . . . . . . . 44
Table 47. BitFramingReg register (address 0Dh);
Table 48. BitFramingReg register bit descriptions . . . . . 45
Table 49. CollReg register (address 0Eh);
Table 50. CollReg register bit descriptions . . . . . . . . . . . 45
Table 51. Reserved register (address 0Fh);
Table 52. Reserved register bit descriptions . . . . . . . . . . 46
Table 53. Reserved register (address 10h);
Table 54. Reserved register bit descriptions . . . . . . . . . . 46
Table 55. ModeReg register (address 11h);
Table 56. ModeReg register bit descriptions . . . . . . . . . . 47
Table 57. TxModeReg register (address 12h);
Table 58. TxModeReg register bit descriptions . . . . . . . . 48
Table 59. RxModeReg register (address 13h);
Table 60. RxModeReg register bit descriptions . . . . . . . 48
Table 61. TxControlReg register (address 14h);
Table 62. TxControlReg register bit descriptions . . . . . . 49
Table 63. TxASKReg register (address 15h);
Table 64. TxASKReg register bit descriptions . . . . . . . . 50
Table 65. TxSelReg register (address 16h);
Table 66. TxSelReg register bit descriptions . . . . . . . . . 50
Table 67. RxSelReg register (address 17h);
reset value: 00h bit allocation . . . . . . . . . . . . . 42
reset value: xxh bit allocation . . . . . . . . . . . . . 43
reset value: 00h bit allocation . . . . . . . . . . . . . 43
reset value: 08h bit allocation . . . . . . . . . . . . . 43
reset value: 10h bit allocation . . . . . . . . . . . . . 44
reset value: 00h bit allocation . . . . . . . . . . . . . 45
reset value: xxh bit allocation . . . . . . . . . . . . . 45
reset value: 00h bit allocation . . . . . . . . . . . . . 46
reset value: 00h bit allocation . . . . . . . . . . . . . 46
reset value: 3Fh bit allocation . . . . . . . . . . . . . 47
reset value: 00h bit allocation . . . . . . . . . . . . . 47
reset value: 00h bit allocation . . . . . . . . . . . . . 48
reset value: 80h bit allocation . . . . . . . . . . . . . 49
reset value: 00h bit allocation . . . . . . . . . . . . . 50
reset value: 10h bit allocation . . . . . . . . . . . . . 50
reset value: 84h bit allocation . . . . . . . . . . . . . 51
Contactless reader IC
MFRC523
© NXP B.V. 2010. All rights reserved.
continued >>
93 of 98