IPR-SDRAM/HPDDR2 Altera, IPR-SDRAM/HPDDR2 Datasheet - Page 35
IPR-SDRAM/HPDDR2
Manufacturer Part Number
IPR-SDRAM/HPDDR2
Description
IP CORE Renewal Of IP-SDRAM/HDDR2
Manufacturer
Altera
Datasheet
1.IP-SDRAMHPDDR.pdf
(88 pages)
Specifications of IPR-SDRAM/HPDDR2
Software Application
IP CORE, Memory Controllers, SDRAM
Supported Families
Stratix FPGAs, Quartus II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 35 of 88
- Download datasheet (4Mb)
Chapter 4: Functional Description
Block Description
Error Correction Coding (ECC)
© March 2009 Altera Corporation
f
1
The exact latency depends on your precise configuration. You should obtain precise
latency from simulation, but this figure may vary in hardware because of the
automatic calibration process.
Refer to the Latency section in chapter 1 of the
Megafunction User Guide (ALTMEMPHY)
The optional ECC comprises an encoder and a decoder-corrector, which can detect
and correct single-bit errors and detect double-bit errors. The ECC uses an 8-bit ECC
for each 64-bit message. The ECC has the following features:
■
■
■
■
■
■
■
Hamming code ECC that encodes every 64-bits of data into 72-bits of codeword
with 8-bits of Hamming code parity bits
Latency:
■
■
Detects and corrects all single-bit errors. Also the ECC sends an interrupt when
the user-defined threshold for a single-bit error is reached.
Detects all double-bit errors. Also, the ECC counts the number of double-bit errors
and sends an interrupt when the user-define threshold for double-bit error is
reached.
Accepts partial writes
Creates forced errors to check the functioning of the ECC
Powers up in a sensible state
Maximum of 1 or 2 clock delay during writes
Minimum 1 or 3 clock delay during reads
DDR and DDR2 SDRAM High-Performance Controller User Guide
for more detailed information.
External Memory PHY Interface
4–7
Related parts for IPR-SDRAM/HPDDR2
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-SDRAM/DDR
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-SDRAM/DDR2
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-SDRAM/HPDDR
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-RLDRAMII
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-HPMCII
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-RLDII/UNI
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-SRAM/QDRII
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet: