IPS-VIDEO Altera, IPS-VIDEO Datasheet - Page 62
IPS-VIDEO
Manufacturer Part Number
IPS-VIDEO
Description
MegaCore Suite W/ 17 DSP Video/image Processing Functions
Manufacturer
Altera
Type
-r
Specifications of IPS-VIDEO
Software Application
IP CORE, SUITES
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
Suite of IP Functions for Video and Image Processing
License
Initial License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 62 of 214
- Download datasheet (6Mb)
3–24
Table 3–24. Test Pattern Generator Parameter Settings (Part 2 of 2)
Video and Image Processing Suite User Guide
Bits per pixel per
color plane
Color space
Output format
Color planes
transmission
format
Interlacing
Pattern
Uniform values
Parameter
4–20,
Default = 8
RGB or YCbCr
4:4:4, 4:2:2, 4:2:0
Sequence, Parallel
Progressive output,
Interlaced output (F0 first),
Interlaced output (F1 first)
Color bars, Uniform
background
0–255, Default = 128
Value
Choose the number of bits per pixel (per color plane).
Choose whether to use an R’G’B’ or Y’CbCr color space.
Choose the format/sampling rate format for the output frames.
This function always outputs three color planes but you can choose
whether they are transmitted in sequence or in parallel.
Specifies whether to produce a progressive or an interlaced output stream.
Choose the standard color bar or a uniform background.
When pattern is uniform background, you can specify the individual R’G’B'
or Y’ Cb Cr values depending on the currently selected color space.
Description
Chapter 3: Parameter Settings
May 2011 Altera Corporation
Test Pattern Generator
Related parts for IPS-VIDEO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: