HC230F1020 Altera, HC230F1020 Datasheet - Page 12

no-image

HC230F1020

Manufacturer Part Number
HC230F1020
Description
Manufacturer
Altera
Datasheet

Specifications of HC230F1020

Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HC230F1020
Manufacturer:
ALTERA
0
Part Number:
HC230F1020AJ
Manufacturer:
ALTERA
0
Part Number:
HC230F1020ANQ
Manufacturer:
Discera
Quantity:
2 000
Part Number:
HC230F1020AW
Manufacturer:
ALTERA
0
Part Number:
HC230F1020BA
Manufacturer:
ALTERA
0
Part Number:
HC230F1020BL
Manufacturer:
ALTERA
0
HardCopy Series Handbook, Volume 1
HardCopy II and
Stratix II
Similarities and
Differences
2–4
Preliminary
HardCopy II devices preserve the functionality of Stratix II FPGAs.
Implementation of these architectural features in HardCopy II structured
ASICs matches Stratix II FPGA implementation, with a few exceptions.
Table 2–2
implementation versus Stratix II FPGA feature implementation. Other
sections within this chapter provide details on similarities and differences
of a particular HardCopy II feature.
The major similarities and differences between Stratix II FPGAs and
HardCopy II devices are highlighted below:
Note to
(1)
Logic blocks
DSP blocks
Memory
Clock networks
PLLs
I/O features
Configuration
Table 2–2. HardCopy II Device vs. Stratix II FPGA Feature Implementation
HardCopy II may result in a power reduction of up to 50% than an
equivalent Stratix II FPGAs operating at the same frequency. Power
consumption is design dependent and is a direct result of design
performance and resource utilization.
HardCopy II devices offer up to 100% performance improvement
when compared to Stratix II FPGA prototypes. The performance
improvement is achieved by efficient use of logic blocks, metal
interconnect optimization, die size reduction, and customized signal
buffering.
Logic blocks, known as HCells, are the basic building block of the
core logic in HardCopy II devices and replace Stratix II adaptive logic
modules (ALMs). HCells implement logic and DSP functions.
DSP block functions are implemented using HCells, instead of
dedicated DSP blocks.
M4K and M-RAM memory blocks can implement various types of
memory (the same as Stratix II FPGAs), with or without parity,
including true dual-port, simple dual-port, and single-port RAM,
ROM, and first-in first-out (FIFO) buffers.
HardCopy II structured ASICs do not need to be configured upon power-up.
Table
shows a qualitative comparison of HardCopy II device feature
Feature
2–2:
(1)
Equivalent
v
v
v
v
Altera Corporation
September 2008
Different
v
v
v

Related parts for HC230F1020