MC9S08AW32CFGE Freescale, MC9S08AW32CFGE Datasheet - Page 142

MC9S08AW32CFGE

Manufacturer Part Number
MC9S08AW32CFGE
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S08AW32CFGE

Cpu Family
HCS08
Device Core Size
8b
Frequency (max)
40MHz
Interface Type
I2C/SCI/SPI
Total Internal Ram Size
2KB
# I/os (max)
34
Number Of Timers - General Purpose
8
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
2.7V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
44
Package Type
LQFP
Program Memory Type
Flash
Program Memory Size
32KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08AW32CFGE
Manufacturer:
FREESCALE
Quantity:
5 456
Part Number:
MC9S08AW32CFGE
Manufacturer:
FREESCALE
Quantity:
30 000
Part Number:
MC9S08AW32CFGE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08AW32CFGE
Manufacturer:
FREESCALE
Quantity:
30 000
Part Number:
MC9S08AW32CFGE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S08AW32CFGE
0
Part Number:
MC9S08AW32CFGER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 8 Internal Clock Generator (S08ICGV4)
entering off mode. If CLKS bits are set to 01 or 11 coming out of the Off state, the ICG enters this mode
until ICGDCLK is stable as determined by the DCOS bit. After ICGDCLK is considered stable, the ICG
automatically closes the loop by switching to FLL engaged (internal or external) as selected by the CLKS
bits.
8.4.3
FLL engaged internal (FEI) is entered when any of the following conditions occur:
In FLL engaged internal mode, the reference clock is derived from the internal reference clock
ICGIRCLK, and the FLL loop will attempt to lock the ICGDCLK frequency to the desired value, as
selected by the MFD bits.
142
CLKS bits are written to 01
The DCO clock stabilizes (DCOS = 1) while in SCM upon exiting the off state with CLKS = 01
FLL Engaged, Internal Clock (FEI) Mode
DCOS
COUNTER ENABLE
CLKST
SUBTRACTOR
REFERENCE
DIVIDER (/7)
RANGE
Figure 8-13. Detailed Frequency-Locked Loop Block Diagram
LOCK
MFD
RANGE
OVERFLOW
LOSS OF CLOCK
LOLS
DETECTOR
LOCK AND
LOCS
MC9S08AW60 Data Sheet, Rev 2
ICGIRCLK
ERCS
DIGITAL
CLKST
FILTER
LOOP
FLT
LOCD
COUNTER
PULSE
ICGIF
CONTROLLED
OSCILLATOR
FLL ANALOG
DIGITALLY
INTERRUPT
RESET AND
CIRCUIT
SELECT
CLOCK
CONTROL
CLKS
LOLRE
ICGDCLK
ICG2DCLK
1x
2x
LOCRE
FREQUENCY
DIVIDER (R)
REDUCED
RFD
Freescale Semiconductor
FREQUENCY-
LOOP (FLL)
LOCKED
ICGOUT
RESET
IRQ

Related parts for MC9S08AW32CFGE