MC9S08AW32CFGE Freescale, MC9S08AW32CFGE Datasheet - Page 282

MC9S08AW32CFGE

Manufacturer Part Number
MC9S08AW32CFGE
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S08AW32CFGE

Cpu Family
HCS08
Device Core Size
8b
Frequency (max)
40MHz
Interface Type
I2C/SCI/SPI
Total Internal Ram Size
2KB
# I/os (max)
34
Number Of Timers - General Purpose
8
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
2.7V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
44
Package Type
LQFP
Program Memory Type
Flash
Program Memory Size
32KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08AW32CFGE
Manufacturer:
FREESCALE
Quantity:
5 456
Part Number:
MC9S08AW32CFGE
Manufacturer:
FREESCALE
Quantity:
30 000
Part Number:
MC9S08AW32CFGE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08AW32CFGE
Manufacturer:
FREESCALE
Quantity:
30 000
Part Number:
MC9S08AW32CFGE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S08AW32CFGE
0
Part Number:
MC9S08AW32CFGER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 15 Development Support
15.4.3.9
This is a read-only status register.
282
Reset
CNT[3:0]
ARMF
Field
3:0
AF
BF
W
7
6
5
R
AF
Trigger Match A Flag — AF is cleared at the start of a debug run and indicates whether a trigger match A
condition was met since arming.
0 Comparator A has not matched
1 Comparator A match
Trigger Match B Flag — BF is cleared at the start of a debug run and indicates whether a trigger match B
condition was met since arming.
0 Comparator B has not matched
1 Comparator B match
Arm Flag — While DBGEN = 1, this status bit is a read-only image of ARM in DBGC. This bit is set by writing 1
to the ARM control bit in DBGC (while DBGEN = 1) and is automatically cleared at the end of a debug run. A
debug run is completed when the FIFO is full (begin trace) or when a trigger event is detected (end trace). A
debug run can also be ended manually by writing 0 to ARM or DBGEN in DBGC.
0 Debugger not armed
1 Debugger armed
FIFO Valid Count — These bits are cleared at the start of a debug run and indicate the number of words of valid
data in the FIFO at the end of a debug run. The value in CNT does not decrement as data is read out of the FIFO.
The external debug host is responsible for keeping track of the count as information is read out of the FIFO.
0000 Number of valid words in FIFO = No valid data
0001 Number of valid words in FIFO = 1
0010 Number of valid words in FIFO = 2
0011 Number of valid words in FIFO = 3
0100 Number of valid words in FIFO = 4
0101 Number of valid words in FIFO = 5
0110 Number of valid words in FIFO = 6
0111 Number of valid words in FIFO = 7
1000 Number of valid words in FIFO = 8
0
7
Debug Status Register (DBGS)
= Unimplemented or Reserved
BF
0
6
Table 15-6. DBGS Register Field Descriptions
Figure 15-9. Debug Status Register (DBGS)
ARMF
0
5
MC9S08AW60 Data Sheet, Rev 2
0
0
4
Description
CNT3
0
3
CNT2
0
2
Freescale Semiconductor
CNT1
1
0
CNT0
0
0

Related parts for MC9S08AW32CFGE