PSB21373HV1.1XT Infineon Technologies, PSB21373HV1.1XT Datasheet - Page 203

no-image

PSB21373HV1.1XT

Manufacturer Part Number
PSB21373HV1.1XT
Description
Manufacturer
Infineon Technologies
Datasheet

Specifications of PSB21373HV1.1XT

Lead Free Status / RoHS Status
Compliant
Data Sheet
7.3.11
Value after reset: 00
STI
For all interrupts in the STI register following logical states are applied:
0: Interrupt is not acitvated
1: Interrupt is acitvated
STOVxy
Enabled STOV interrupts for a certain STIxy interrupt are generated when the STIxy has
not been acknowledged in time via the ACKxy bit in the ASTI register. This must be one
(for DPS=’0’) or zero (for DPS=’1’) BCL clocks before the time slot which is selected for
the STOV.
STIxy
Depending on the DPS bit in the corresponding TSDPxy register the Synchronous
Transfer Interrupt STIxy is generated two (for DPS=’0’) or one (for DPS=’1’) BCL clock
after the selected time slot (TSDPxy.TSS).
Note: ST0Vxy and ACKxy are useful for synchronizing microcontroller accesses and
receive/transmit operations. One BCL clock is equivalent to two DCL clocks.
STOV
STI - Synchronous Transfer Interrupt
7
21
... Synchronous Transfer Overflow Interrupt
... Synchronous Transfer Interrupt
STOV
H
20
STOV
11
STOV
10
203
STI
21
STI
20
STI
11
0
STI
10
PSB 21373
2002-05-13
RD (58
H
)

Related parts for PSB21373HV1.1XT