LPC1850FET256,551 NXP Semiconductors, LPC1850FET256,551 Datasheet - Page 78
![MCU 32BIT ARM CORTEX M3 256BGA](/photos/27/78/277808/lbga156_sml.jpg)
LPC1850FET256,551
Manufacturer Part Number
LPC1850FET256,551
Description
MCU 32BIT ARM CORTEX M3 256BGA
Manufacturer
NXP Semiconductors
Series
LPC18xxr
Datasheet
1.LPC1830FET256551.pdf
(87 pages)
Specifications of LPC1850FET256,551
Core Processor
ARM® Cortex-M3™
Core Size
32-Bit
Speed
150MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, IrDA, Microwire, QEI, SD/MMC, SPI, SSI, SSP, UART/USART, USB, USB OTG
Peripherals
Brown-out Detect/Reset, DMA, I²S, LCD, POR, PWM, WDT
Number Of I /o
80
Program Memory Size
-
Program Memory Type
ROMless
Eeprom Size
-
Ram Size
200K x 8
Voltage - Supply (vcc/vdd)
2.2 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 1x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
256-LBGA
Processor Series
LPC1850
Core
ARM Cortex M3
Data Bus Width
32 bit
Data Ram Size
200 KB
Interface Type
SPI Flash (SPIFI), USB, Ethernet, LCD, External Memory Controller, I2C
Maximum Clock Frequency
150 MHz
Number Of Programmable I/os
80
Number Of Timers
6
Operating Supply Voltage
2 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Operating Temperature Range
- 40 C to + 85 C
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
568-6682
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC1850FET256,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC1850FET256,551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
Table 21.
LPC1850_30_20_10
Objective data sheet
External
pin
LCDVD0
LCDLP
LCDENAB/
LCDM
LCDFP
LCDDCLK
LCDLE
LCDPWR
GP_CLKIN PF_4
LCD panel connections for TFT panels
TFT 12 bit (4:4:4 mode) TFT 16 bit (5:6:5 mode)
LPC18xx
pin used
-
P7_6
P4_6
P4_5
P4_7
P7_0
P7_7
13.2 Crystal oscillator
The crystal oscillator is controlled by the XTAL_OSC_CTRL register in the CGU (see
LPC18xx user manual).
The crystal oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be
boosted to a higher frequency, up to the maximum CPU operating frequency, by the PLL.
The oscillator can operate in one of two modes: slave mode and oscillation mode.
Table 22.
Fundamental oscillation
frequency
2 MHz
4 MHz
8 MHz
LCD
function
-
LCDLP
LCDENAB/
LCDM
LCDFP
LCDDCLK
LCDLE
LCDPWR
LCDCLKIN PF_4
•
•
In slave mode the input clock signal should be coupled by means of a capacitor of
100 pF (C
this configuration can be left unconnected.
External components and models used in oscillation mode are shown in
and in
only a crystal and the capacitances C
case of fundamental mode oscillation (the fundamental frequency is represented by L,
C
and should not be larger than 7 pF. Parameters F
crystal manufacturer.
L
and R
Table 22
Recommended values for C
components parameters) low frequency mode
S
LPC18xx
pin used
-
P7_6
P4_6
P4_5
P4_7
P7_0
P7_7
C
). Capacitance C
All information provided in this document is subject to legal disclaimers.
in
Figure
and
Rev. 1.2 — 17 February 2011
Table
25), with an amplitude of at least 200 mVrms. The XTAL2 pin in
LCD
function
-
LCDLP
LCDENAB/
LCDM
LCDFP
LCDDCLK
LCDLE
LCDPWR
LCDCLKIN
23. Since the feedback resistance is integrated on chip,
P
in
< 200
< 200
< 200
< 200
< 200
Maximum crystal series
resistance R
< 200
< 200
< 200
Figure 26
X1/X2
TFT 16 bit (1:5:5:5 mode) TFT 24 bit
LPC18xx pin
used
-
P7_6
P4_6
P4_5
P4_7
P7_0
P7_7
PF_4
X1
in oscillation mode (crystal and external
and C
represents the parallel package capacitance
S
32-bit ARM Cortex-M3 microcontroller
X2
LPC1850/30/20/10
need to be connected externally in
LCD
function
-
LCDLP
LCDENAB/
LCDM
LCDFP
LCDDCLK
LCDLE
LCDPWR
LCDCLKIN PF_4
C
, C
L
, R
S
and C
External load capacitors
C
33 pF, 33 pF
39 pF, 39 pF
56 pF, 56 pF
18 pF, 18 pF
39 pF, 39 pF
56 pF, 56 pF
18 pF, 18 pF
39 pF, 39 pF
X1
LPC18xx
pin used
P4_1
P7_6
P4_6
P4_5
P4_7
P7_0
P7_7
, C
P
X2
are supplied by the
© NXP B.V. 2011. All rights reserved.
LCD
function
RED0
LCDLP
LCDENAB/
LCDM
LCDFP
LCDDCLK
LCDLE
LCDPWR
LCDCLKIN
Figure
78 of 87
26,