EP3C5E144I7N Altera, EP3C5E144I7N Datasheet - Page 158

• Manufacturer Part Number: EP3C5E144I7N
• Description: IC CYCLONE III FPGA 5K 144 EQFP
• Manufacturer: Altera
• Series: Cyclone® IIIr

Specifications of EP3C5E144I7N

• Number Of Logic Elements/cells: 5136
• Number Of Labs/clbs: 321
• Total Ram Bits: 423936
• Number Of I /o: 94
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 144-EQFP
• Family Name: Cyclone III
• Number Of Logic Blocks/elements: 5136
• # I/os (max): 94
• Frequency (max): 437.5MHz
• Process Technology: 65nm
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 5136
• Ram Bits: 423936
• Operating Supply Voltage (min): 1.15V
• Operating Supply Voltage (max): 1.25V
• Operating Temp Range: -40C to 100C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 144
• Package Type: EQFP
• For Use With: 544-2601 - KIT DEV CYCLONE III LS EP3CLS200544-2411 - KIT DEV NIOS II CYCLONE III ED.
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 544-2557

8–14
Chapter Revision History
Table 8–3. Chapter Revision History
Cyclone III Device Handbook, Volume 1
January 2010
December 2009
July 2009
June 2009
October 2008
May 2008
July 2007
March 2007
Date
f
For more information about Cyclone III device family PLL, refer to the
and PLLs in Cyclone III Devices
Table 8–3
Version
2.3
2.2
2.1
2.0
1.3
1.2
1.1
1.0
lists the revision history for this chapter.
■
■
Minor changes to the text.
Made minor correction to the part number.
■
■
■
■
■
■
■
■
■
■
■
■
■
■
Initial release.
Removed Tables 8-1, 8-2, 8-3, and 8-4.
Changed links to reference
Updated chapter part number.
Updated “Introduction” on page 8–1.
Updated Table 8–1 on page 8–1, Table 8–2 on page 8–2, Table 8–3 on
page 8–3, Table 8–4 on page 8–4, and Table 8–5 on page 8–7. Updated notes
to Table 8–6 on page 8–10. Updated “Data and Data Clock/Strobe Pins” on
page 8–5.
Updated note to Figure 8–2 on page 8–12.
Updated “Optional Parity, DM, and Error Correction Coding Pins” on
page 8–13.
Updated “Address and Control/Command Pins” on page 8–14.
Updated “Introduction”, “DDR Input Registers” and “Conclusion” sections.
Updated chapter to new template.
Added (Note 4) to Figure 8–3.
Updated Table 8–3 and Table 8-5. Added new Table 8–4.
Updated (Note 1) to Figure 8-4. Updated Figure 8–5 and 8–14.
Updated “Data and Data Clock/Strobe Pins” section.
Updated Table 8–5.
Added chapter TOC and “Referenced Documents” section.
chapter.
Chapter 8: External Memory Interfaces in the Cyclone III Device Family
Literature: External Memory Interfaces
Changes Made
© January 2010 Altera Corporation
Chapter Revision History
Clock Networks
.