XC3S400-4PQ208C Xilinx Inc, XC3S400-4PQ208C Datasheet - Page 83

IC SPARTAN-3 FPGA 400K 208PQFP

XC3S400-4PQ208C

Manufacturer Part Number
XC3S400-4PQ208C
Description
IC SPARTAN-3 FPGA 400K 208PQFP
Manufacturer
Xilinx Inc
Series
Spartan™-3r
Datasheet

Specifications of XC3S400-4PQ208C

Number Of Logic Elements/cells
8064
Number Of Labs/clbs
896
Total Ram Bits
294912
Number Of I /o
141
Number Of Gates
400000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
208-BFQFP
Other names
Q2844431
XC3S4004PQ208C
XC3S4004PQ208C

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S400-4PQ208C
Manufacturer:
XILINX
Quantity:
392
Part Number:
XC3S400-4PQ208C
Manufacturer:
XILINX
Quantity:
5
Part Number:
XC3S400-4PQ208C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S400-4PQ208C
Manufacturer:
XILINX
0
Part Number:
XC3S400-4PQ208C
Manufacturer:
XILINX
Quantity:
1
Table 51: CLB Distributed RAM Switching Characteristics
Table 52: CLB Shift Register Switching Characteristics
DS099-3 (v2.5) December 4, 2009
Product Specification
98
Clock-to-Output Times
Setup Times
Hold Times
Clock Pulse Width
Clock-to-Output Times
Setup Times
Hold Times
Clock Pulse Width
T
T
T
DH,
WPH
WPH
Symbol
Symbol
T
T
T
T
SHCKO
SRLDS
SRLDH
T
T
T
T
REG
AH,
WS
AS
DS
, T
, T
WPL
WPL
T
R
WH
Time from the active edge at the CLK input to data
appearing on the distributed RAM output
Setup time of data at the BX or BY input before the active
transition at the CLK input of the distributed RAM
Setup time of the F/G address inputs before the active
transition at the CLK input of the distributed RAM
Setup time of the write enable input before the active
transition at the CLK input of the distributed RAM
Hold time of the BX, BY data inputs, the F/G address
inputs, or the write enable input after the active transition
at the CLK input of the distributed RAM
Minimum High or Low pulse width at CLK input
Time from the active edge at the CLK input to data
appearing on the shift register output
Setup time of data at the BX or BY input before the active
transition at the CLK input of the shift register
Hold time of the BX or BY data input after the active
transition at the CLK input of the shift register
Minimum High or Low pulse width at CLK input
Description
Description
Spartan-3 FPGA Family: DC and Switching Characteristics
www.xilinx.com
0.46
0.46
0.33
0.85
0.46
0.85
Min
Min
0
0
-
-
-5
-5
Max
1.87
Max
3.30
-
-
-
-
-
-
-
-
0.52
0.53
0.37
0.97
0.52
0.97
Min
Min
0
0
-
-
-4
-4
Max
2.15
Max
3.79
-
-
-
-
-
-
-
-
Units
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
83

Related parts for XC3S400-4PQ208C