CY7C67300-100AXI Cypress Semiconductor Corp, CY7C67300-100AXI Datasheet - Page 10

IC USB HOST/PERIPH CNTRL 100LQFP

CY7C67300-100AXI

Manufacturer Part Number
CY7C67300-100AXI
Description
IC USB HOST/PERIPH CNTRL 100LQFP
Manufacturer
Cypress Semiconductor Corp
Series
EZ-Host™r
Type
Host Programmable Embedded USBr
Datasheet

Specifications of CY7C67300-100AXI

Package / Case
100-LQFP
Applications
USB Host/Peripheral Controller
Core Processor
CY16
Program Memory Type
ROM (8 kB)
Controller Series
CY7C673xx
Ram Size
16K x 8
Interface
SPI Serial, USB, HPI
Number Of I /o
32
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Operating Temperature Range
- 40 C to + 85 C
Supply Current
80 mA
Operating Supply Voltage
3.3 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
CY4640 - KIT MASS STORAGE REF DESIGNCY3663 - KIT DEV EZ-OTG/EZ-HOST
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
428-1865
CY7C67300-100AXI

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C67300-100AXI
Manufacturer:
ATMEL
Quantity:
210
Part Number:
CY7C67300-100AXI
Manufacturer:
CYPRESS
Quantity:
246
Part Number:
CY7C67300-100AXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C67300-100AXI
Manufacturer:
CYPRESS
Quantity:
20 000
Part Number:
CY7C67300-100AXI
0
Part Number:
CY7C67300-100AXIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Table 14. IDE Throughput
IDE Features
IDE Pins
Table 15. IDE Interface Pins
Document #: 38-08015 Rev. *J
T = System clock period = 1/48 MHz.
Programmable IO mode 0–4
Block mode transfers
Direct memory access to/from internal memory through the IDE
data register
PIO Mode 0
PIO Mode 1
PIO Mode 2
PIO Mode 3
PIO Mode 4
Pin Name
Mode
IORDY
IOW
CS1
CS0
IOR
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
A2
A1
A0
Min Cycle Time
ATA/ATAPI-4
600 ns
383 ns
180 ns
120 ns
240
Pin Number
46
47
48
50
52
53
54
55
56
57
58
59
60
61
65
66
86
87
89
90
91
92
93
94
Min Cycle Time
20T = 416.7 ns
13T = 270.8 ns
10T = 208.3 ns
8T = 166.7 ns
30T = 625 ns
Actual
Charge Pump Interface
VBUS for the USB OTG port can be produced by EZ-Host using
its built in charge pump and some external components. Ensure
the circuit connections look similar to the following diagram.
Figure 5. Charge Pump
Component details:
If the VBUS charge pump circuit is not to be used, CSWITCHA,
CSWITCHB, and OTGVBUS can be left unconnected.
Charge Pump Features
Charge Pump Pins
Table 16. Charge Pump Interface Pins
CY7C67300
D1 and D2: Schottky diodes with a current rating greater than
60 mA
C1: Ceramic capacitor with a capacitance of 0.1 µF
C2: Make capacitor value no more that 6.5 µF since that is the
maximum capacitance allowed by the USB OTG specifications
for a dual role device. The minimum value of C2 is 1 µF. There
are no restrictions on the type of capacitor for C2.
Meets OTG Supplement Requirements, see
Characteristics: Charge Pump on page 84
OTGVBUS
Pin Name
CSwitchA
CSwitchB
CSWITCHA
CSWITCHB
OTGVBUS
Max Transfer Rate
ATA/ATPI-4
16.67 MB/s
11.11 MB/s
3.33 MB/s
5.22 MB/s
8.33 MB/s
D1
C1
Pin Number
D2
Max Transfer Rate
13
12
11
7.38 MB/s
12.0 MB/s
3.2 MB/s
4.8 MB/s
9.6 MB/s
C2
Actual
CY7C67300
for details.
Table 134, DC
Page 10 of 99
VBUS
[+] Feedback

Related parts for CY7C67300-100AXI