CY7C67300-100AXI Cypress Semiconductor Corp, CY7C67300-100AXI Datasheet - Page 70

IC USB HOST/PERIPH CNTRL 100LQFP

CY7C67300-100AXI

Manufacturer Part Number
CY7C67300-100AXI
Description
IC USB HOST/PERIPH CNTRL 100LQFP
Manufacturer
Cypress Semiconductor Corp
Series
EZ-Host™r
Type
Host Programmable Embedded USBr
Datasheet

Specifications of CY7C67300-100AXI

Package / Case
100-LQFP
Applications
USB Host/Peripheral Controller
Core Processor
CY16
Program Memory Type
ROM (8 kB)
Controller Series
CY7C673xx
Ram Size
16K x 8
Interface
SPI Serial, USB, HPI
Number Of I /o
32
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Operating Temperature Range
- 40 C to + 85 C
Supply Current
80 mA
Operating Supply Voltage
3.3 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
CY4640 - KIT MASS STORAGE REF DESIGNCY3663 - KIT DEV EZ-OTG/EZ-HOST
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
428-1865
CY7C67300-100AXI

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C67300-100AXI
Manufacturer:
ATMEL
Quantity:
210
Part Number:
CY7C67300-100AXI
Manufacturer:
CYPRESS
Quantity:
246
Part Number:
CY7C67300-100AXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY7C67300-100AXI
Manufacturer:
CYPRESS
Quantity:
20 000
Part Number:
CY7C67300-100AXI
0
Part Number:
CY7C67300-100AXIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Table 112. CRC Mode Definition
CRC Enable (Bit 13)
The CRC Enable bit enables or disables the CRC operation.
1: Enables CRC operation
0: Disables CRC operation
CRC Clear (Bit 12)
The CRC Clear bit clears the CRC with a load of all ones. This
bit is self clearing and always reads ‘0’.
1: Clear CRC with all ones
0: No Function
SPI CRC Value Register [0xC0D4] [R/W]
Table 113. SPI CRC Value Register
Register Description
The SPI CRC Value register contains the CRC value.
Document #: 38-08015 Rev. *J
Bit #
Field
Read/Write
Default
Bit #
Field
Read/Write
Default
CRCMode
[15:14]
00
01
10
11
MMC 16 bit: X^16 + X^12 + X^5 + 1(CCITT
Standard)
CRC7 7 bit: X^7+ X^3 + 1
MST 16 bit: X^16+ X^15 + X^2 + 1
Reserved, 16 bit polynomial 1
R/W
R/W
15
1
7
1
CRC Polynomial
R/W
R/W
14
1
6
1
R/W
R/W
13
1
5
1
R/W
R/W
12
1
4
1
CRC...
...CRC
Receive CRC (Bit 11)
The Receive CRC bit determines whether the receive bit stream
or the transmit bit stream is used for the CRC data input in full
duplex mode. This bit is a don’t care in half duplex mode.
1: Assigns the receive bit stream
0: Assigns the transmit bit stream
One in CRC (Bit 10)
The One in CRC bit is a read only bit that indicates if the CRC
value is all zeros or not
1: CRC value is not all zeros
0: CRC value is all zeros
Zero in CRC (Bit 9)
The Zero in CRC bit is a read only bit that indicates if the CRC
value is all ones or not.
1: CRC value is not all ones
0: CRC value is all ones
Reserved
Write all reserved bits with ’0’.
CRC (Bits [15:0])
The CRC field contains the SPI CRC. In CRC Mode CRC7, the
CRC value is a seven bit value [6:0]. Therefore, bits [15:7] are
invalid in CRC7 mode.
R/W
R/W
11
1
3
1
R/W
R/W
10
1
2
1
R/W
R/W
9
1
1
1
CY7C67300
Page 70 of 99
R/W
R/W
8
1
0
1
[+] Feedback

Related parts for CY7C67300-100AXI