Z84C9008VSG Zilog, Z84C9008VSG Datasheet - Page 54

no-image

Z84C9008VSG

Manufacturer Part Number
Z84C9008VSG
Description
IC 8MHZ Z80 KIO 84-PLCC
Manufacturer
Zilog
Series
Z80r
Datasheets

Specifications of Z84C9008VSG

Processor Type
Z80
Features
Serial/Parallel Input/Output, Counter/Timer Circuit
Speed
8MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
84-LCC (J-Lead)
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Cpu Speed
8MHz
Digital Ic Case Style
LCC
No. Of Pins
84
Supply Voltage Range
5V
Operating Temperature Range
0°C To +70°C
Svhc
No SVHC (18-Jun-2010)
Rohs Compliant
Yes
Base Number
84
Clock Frequency
8MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
Z84C9008VSG
Manufacturer:
Zilog
Quantity:
13
Part Number:
Z84C9008VSG
Manufacturer:
ZILOG
Quantity:
6 221
Part Number:
Z84C9008VSG
Manufacturer:
Zilog
Quantity:
10 000
34
UM008005-0205
Z80 CPU
User’s Manual
Examples of Specific Z80 Instructions
After the execution of an instruction that sets a flag, that flag can be used to
control a conditional jump or return instruction. These instructions provide
logical control following the manipulation of single bit, 8-bit byte, or 18-bit
data quantities.
A full set of logical operations, including
CPL
tions between the accumulator and all other 8-bit registers, memory loca-
tions, or immediate operands.
In addition, a full set of arithmetic and logical shifts in both directions are
available which operate on the contents of all 8-bit primary registers or
directly on any memory location. The carry flag can be included or set by
these shift instructions to provide both the testing of shift results and to link
register/register or register/memory shift operations.
Example One:
When a 737-byte data string in memory location DATA must be moved to
location BUFFER, the operation is programmed as follows:
Eleven bytes are required for this operation and each byte of data is moved
in 21 clock cycles.
LD
LD
LD
LDIR
(
NOR
HL, DATA
DE, BUFFER;START ADDRESS OF TARGET BUFFER
BC, 737
), and
NEG
(two’s complement) are available for Boolean opera-
;START ADDRESS OF DATA STRING
;LENGTH OF DATA STRING
;MOVE STRING - TRANSFER MEMORY POINTED
;TO BY HL INTO MEMORY LOCATION POINTED
;TO BY DE INCREMENT HL AND DE,
;DECREMENT BC PROCESS UNTIL BC = 0.
Hardware and Software Implementation Examples
AND
,
OR
,
XOR
(exclusive-
OR
),

Related parts for Z84C9008VSG