PI7C7300DNAE Pericom Semiconductor, PI7C7300DNAE Datasheet - Page 54

• Manufacturer Part Number: PI7C7300DNAE
• Description: IC PCI-PCI BRIDGE 3PORT 272-BGA
• Manufacturer: Pericom Semiconductor

Specifications of PI7C7300DNAE

• Applications: *
• Interface: *
• Voltage - Supply: *
• Package / Case: 272-PBGA
• Mounting Type: Surface Mount
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Operating Supply Voltage: 3 V to 3.6 V
• Supply Current (max): 660 mA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

7.2.3
Pericom Semiconductor
For upstream transactions, when PI7C7300D detects a read data parity error on the
primary bus, the following events occur:
PI7C7300D returns to the initiator the data and parity that was received from the target.
When the initiator detects a parity error on this read data and is enabled to report it, the
initiator asserts PERR# two cycles after the data transfer occurs. It is assumed that the
initiator takes responsibility for handling a parity error condition; therefore, when
PI7C7300D detects PERR# asserted while returning read data to the initiator,
PI7C7300D does not take any further action and completes the transaction normally.
DELAYED WRITE TRANSACTIONS
When PI7C7300D detects a data parity error during a delayed write transaction, the
initiator drives data and data parity, and the target checks parity and conditionally asserts
PERR#.
For delayed write transactions, a parity error can occur at the following times:
When a delayed write transaction is normally queued, the address, command, address
parity, data, byte enable bits, and data parity are all captured and a target retry is returned
to the initiator. When PI7C7300D detects a parity error on the write data for the initial
delayed write request transaction, the following events occur:
PI7C7300D asserts S_PERR# two cycles following the data transfer, if the
secondary interface parity error response bit is set in the bridge control register.
PI7C7300D sets the detected parity error bit in the secondary status register.
PI7C7300D sets the data parity detected bit in the secondary status register, if the
secondary interface parity error response bit is set in the bridge control register.
PI7C7300D forwards the bad parity with the data back to the initiator on the primary
bus. If the data with the bad parity is pre-fetched and is not read by the initiator on
the primary bus, the data is discarded and the data with bad parity is not returned to
the initiator.
PI7C7300D completes the transaction normally.
PI7C7300D asserts P_PERR# two cycles following the data transfer, if the primary
interface parity error response bit is set in the command register.
PI7C7300D sets the detected parity error bit in the primary status register.
PI7C7300D sets the data parity detected bit in the primary status register, if the
primary interface parity-error-response bit is set in the command register.
PI7C7300D forwards the bad parity with the data back to the initiator on the
secondary bus. If the data with the bad parity is pre-fetched and is not read by the
initiator on the secondary bus, the data is discarded and the data with bad parity is
not returned to the initiator.
PI7C7300D completes the transaction normally.
During the original delayed write request transaction
When the initiator repeats the delayed write request transaction
When PI7C7300D completes the delayed write transaction to the target
Page 54 of 107
3-PORT PCI-TO-PCI BRIDGE
November 2005 - Revision 1.01
PI7C7300D