PI7C7300DNAE Pericom Semiconductor, PI7C7300DNAE Datasheet - Page 83

IC PCI-PCI BRIDGE 3PORT 272-BGA

PI7C7300DNAE

Manufacturer Part Number
PI7C7300DNAE
Description
IC PCI-PCI BRIDGE 3PORT 272-BGA
Manufacturer
Pericom Semiconductor
Datasheet

Specifications of PI7C7300DNAE

Applications
*
Interface
*
Voltage - Supply
*
Package / Case
272-PBGA
Mounting Type
Surface Mount
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Operating Supply Voltage
3 V to 3.6 V
Supply Current (max)
660 mA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C7300DNAE
Manufacturer:
Pericom
Quantity:
135
Part Number:
PI7C7300DNAE
Manufacturer:
MAX
Quantity:
5 510
Part Number:
PI7C7300DNAE
Manufacturer:
Pericom
Quantity:
10 000
14.1.23
14.1.24
14.1.25
14.1.26
Pericom Semiconductor
I/O BASE ADDRESS UPPER 16-BITS REGISTER – Offset 30h
I/O LIMIT ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h
ECP POINTER REGISTER – OFFSET 34h
BRIDGE CONTROL REGISTER – OFFSET 3Ch
Bit
15:0
Bit
31:0
Bit
7:0
Bit
16
17
I/O Base
I/O Limit
Function
Address, Upper
16-bits [31:16]
Function
Address, Upper
16-bits [31:16]
Function
Enhanced
Capabilities Port
Pointer
Function
Parity Error
Response
S1_SERR#
enable
Type
R/W
Type
R/W
Type
R/O
Type
R/W
R/W
Page 83 of 107
Description
Defines the upper 16-bits of a 32-bit bottom address of an address
range for the bridge to determine when to forward I/O transactions
from one interface to the other.
Reset to 0
Description
Defines the upper 16-bits of a 32-bit top address of an address range
for the bridge to determine when to forward I/O transactions from
one interface to the other.
Reset to 0
Description
Enhanced capabilities port offset pointer. Read as B0h to indicate
that the first item resides at that configuration offset.
Description
Controls the bridge’s response to parity errors on the secondary
interface.
0: ignore address and data parity errors on the secondary interface
1: enable parity error reporting and detection on the secondary
interface
Reset to 0
Controls the forwarding of S1_SERR# or S2_SERR# to the primary
interface.
0: disable the forwarding of S1_SERR# or S2_SERR# to primary
interface
1: enable the forwarding of S1_SERR# or S2_SERR# to primary
interface
Reset to 0
3-PORT PCI-TO-PCI BRIDGE
November 2005 - Revision 1.01
PI7C7300D

Related parts for PI7C7300DNAE