ATmega32M1 Atmel Corporation, ATmega32M1 Datasheet - Page 207

no-image

ATmega32M1

Manufacturer Part Number
ATmega32M1
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega32M1

Flash (kbytes)
32 Kbytes
Pin Count
32
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
12
Hardware Qtouch Acquisition
No
Max I/o Pins
27
Ext Interrupts
27
Usb Speed
No
Usb Interface
No
Spi
1
Uart
1
Can
1
Lin
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
11
Adc Resolution (bits)
10
Adc Speed (ksps)
125
Analog Comparators
4
Resistive Touch Screen
No
Dac Channels
1
Dac Resolution (bits)
10
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
2
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
14
Input Capture Channels
1
Pwm Channels
10
32khz Rtc
No
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATmega32M1-15AD
Manufacturer:
ATMEL
Quantity:
1 448
Part Number:
ATmega32M1-15AD
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega32M1-15AD
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega32M1-15AZ
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega32M1-AU
Manufacturer:
TYCO
Quantity:
210
Part Number:
ATmega32M1-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega32M1-AUR
Manufacturer:
Atmel
Quantity:
10 000
20.5.5
20.5.5.1
Figure 20-7. Busy Signal in LIN Mode
8209D–AVR–11/10
1) LBUSY
2) LBUSY
3) LBUSY
LIN bus
Busy Signal
Busy Signal in LIN Mode
LCMD=Tx Header
BREAK
Node providing the master task
Field
Table 20-3.
The LIN configuration is independent of the programmed LIN protocol.
The listening mode connects the internal Tx LIN and the internal Rx LIN together. In this mode,
the TXLIN output pin is disabled and the RXLIN input pin is always enabled. The same scheme
is available in UART mode.
Figure 20-6. Listening Mode
LBUSY bit flag in LINSIR register is the image of the BUSY signal. It is set and cleared by hard-
ware. It signals that the controller is busy with LIN or UART communication.
Mode
UART
HEADER
SYNC
LCONF[1..0]
LISTEN
Configuration Table versus Mode
Rx LIN
00
01
10
11
Tx LIN
internal
internal
Node providing neither the master task, neither a slave task
Field
b
b
b
b
PROTECTED
IDENTIFIER
LIDOK
Field
FRAME SLOT
1
0
Listening mode, 8-bit data, no parity & 1 stop-bit
LCMD=Tx or Rx Response
DATA-0
8-bit data, even parity & 1 stop-bit
8-bit data, odd parity & 1 stop-bit
8-bit data, no parity & 1 stop-bit
ATmega16M1/32M1/64M1
Field
Configuration
Node providing a slave task
RESPONSE
DATA-n
RXLIN
TXLIN
Field
LTXOK or LRXOK
CHECKSUM
Field
207

Related parts for ATmega32M1