ATxmega32D4 Atmel Corporation, ATxmega32D4 Datasheet - Page 114
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATxmega32D4
Manufacturer Part Number
ATxmega32D4
Description
Manufacturer
Atmel Corporation
Specifications of ATxmega32D4
Flash (kbytes)
32 Kbytes
Pin Count
44
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
34
Ext Interrupts
34
Usb Speed
No
Usb Interface
No
Spi
4
Twi (i2c)
2
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
12
Adc Resolution (bits)
12
Adc Speed (ksps)
200
Analog Comparators
2
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
4
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
14
Input Capture Channels
14
Pwm Channels
14
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATxmega32D4-AU
Manufacturer:
Atmel
Quantity:
123
Part Number:
ATxmega32D4-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATxmega32D4-CU
Manufacturer:
Maxim
Quantity:
71
Company:
Part Number:
ATxmega32D4-MH
Manufacturer:
Atmel
Quantity:
1 910
Company:
Part Number:
ATxmega32D4-MH
Manufacturer:
Atmel
Quantity:
1 704
Part Number:
ATxmega32D4-MH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
11.13.14 PINnCTRL - Pin n Configuration Register
8210B–AVR–04/10
• Bit 7 - Reserved
This bit is reserved and will always be read as zero. For compatibility with future devices, always
write this bit to zero when this register is written.
• Bit 6 - INVEN: Inverted I/O Enable
Setting this bit will enable inverting output and input data on pin n.
• Bit 5:3 - OPC: Output and Pull Configuration
These bits sets the Output/Pull configuration on pin n according to
Table 11-4.
• Bit 2:0 - ISC[2:0]: Input/Sense Configuration
These bits sets the input and sense configuration on pin n according to
configuration decides how the pin can trigger port interrupts and events. When the input buffer is
not disabled, the schmitt triggered input is sampled (synchronized) and can be read in the IN
register.
Table 11-5.
Bit
Read/Write
Initial Value
OPC[2:0]
ISC[2:0]
000
001
010
011
100
101
110
111
000
001
010
011
100
R
7
–
0
Output/Pull Configuration
Input/Sense Configuration
Group Configuration
TOTEM
BUSKEEPER
PULLDOWN
PULLUP
WIREDOR
WIREDAND
WIREDORPULL
WIREDANDPULL
Group Configuration
BOTHEDGES
RISING
FALLING
LEVEL
INVEN
R/W
6
0
R/W
5
0
OPC[2:0]
R/W
4
0
Output configuration
Totempole
Totempole
Totempole
Totempole
Wired OR
Wired AND
Wired OR
Wired AND
Sense both edges
Sense rising edge
Sense falling edge
Sense low level
Reserved
R/W
3
0
(1)
R/W
2
0
Description
Description
Table
ISC[2:0]
R/W
1
0
Pull configuration
(N/A)
Bus keeper
Pull-down (on input)
Pull-up (on input)
(N/A)
(N/A)
Pull-down
Pull-up
Table
11-4.
XMEGA D
11-5. The sense
R/W
0
0
PINnCTRL
114