ATxmega32D4 Atmel Corporation, ATxmega32D4 Datasheet - Page 279

no-image

ATxmega32D4

Manufacturer Part Number
ATxmega32D4
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATxmega32D4

Flash (kbytes)
32 Kbytes
Pin Count
44
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
34
Ext Interrupts
34
Usb Speed
No
Usb Interface
No
Spi
4
Twi (i2c)
2
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
12
Adc Resolution (bits)
12
Adc Speed (ksps)
200
Analog Comparators
2
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
4
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
14
Input Capture Channels
14
Pwm Channels
14
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATxmega32D4-AU
Manufacturer:
Atmel
Quantity:
123
Part Number:
ATxmega32D4-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega32D4-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATxmega32D4-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega32D4-CU
Manufacturer:
Maxim
Quantity:
71
Part Number:
ATxmega32D4-CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega32D4-CUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega32D4-MH
Manufacturer:
Atmel
Quantity:
1 910
Part Number:
ATxmega32D4-MH
Manufacturer:
Atmel
Quantity:
1 704
Part Number:
ATxmega32D4-MH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
23.10.2
8210B–AVR–04/10
NVM Flash Commands
Figure 23-2. Flash addressing for self-programming
The NVM commands that can be used for accessing the Flash Program Memory, Signature
Row and Calibration Row are listed in
For self-programming of the Flash, the Trigger for Action Triggered Commands is to set the
CMDEX bit in the NVM CTRLA register (CMDEX). The Read Triggered Commands are trig-
gered by executing the (E)LPM instruction (LPM). The Write Triggered Commands is triggered
by a executing the SPM instruction (SPM).
The Change Protected column indicate if the trigger is protected by the Configuration Change
Protection (CCP). This is a special sequence to write/execute the trigger during self-program-
ming, for more details refer to
CCP is not required for external programming. The two last columns shows the address pointer
used for addressing, and the source/destination data register.
Section 23.10.1.1 on page 277
algorithm for each NVM operation.
FLASHEND
FPAGE
00
01
02
PROGRAM MEMORY
Z-Pointer
BIT
PAGE
WITHIN THE FLASH
PAGEMSB
PAGE ADDRESS
”CCP - Configuration Change Protection Register” on page
through
FPAGE
Table
Section 23.10.2.12 on page 283
23-2.
WORDMSB
FWORD
WORD ADDRESS
WITHIN A PAGE
INSTRUCTION WORD
1
0/1
0
PAGE
Low/High Byte select for (E)LPM
explain in details the
XMEGA D
00
01
02
PAGEEND
FWORD
279
13.

Related parts for ATxmega32D4