ATxmega32D4 Atmel Corporation, ATxmega32D4 Datasheet - Page 175

no-image

ATxmega32D4

Manufacturer Part Number
ATxmega32D4
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATxmega32D4

Flash (kbytes)
32 Kbytes
Pin Count
44
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
34
Ext Interrupts
34
Usb Speed
No
Usb Interface
No
Spi
4
Twi (i2c)
2
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
12
Adc Resolution (bits)
12
Adc Speed (ksps)
200
Analog Comparators
2
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
4
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
4
Output Compare Channels
14
Input Capture Channels
14
Pwm Channels
14
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATxmega32D4-AU
Manufacturer:
Atmel
Quantity:
123
Part Number:
ATxmega32D4-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega32D4-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATxmega32D4-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega32D4-CU
Manufacturer:
Maxim
Quantity:
71
Part Number:
ATxmega32D4-CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega32D4-CUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega32D4-MH
Manufacturer:
Atmel
Quantity:
1 910
Part Number:
ATxmega32D4-MH
Manufacturer:
Atmel
Quantity:
1 704
Part Number:
ATxmega32D4-MH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
16.3.9
8210B–AVR–04/10
Synchronization
Figure 16-9. TWI Arbitration
Figure 16-9
devices are able to issue a START condition, but DEVICE1 loses arbitration when attempting to
transmit a high level (bit 5) while DEVICE2 is transmitting a low level.
Arbitration between a repeated START condition and a data bit, a STOP condition and a data
bit, or a repeated START condition and STOP condition are not allowed and will require special
handling by software.
A clock synchronization algorithm is necessary for solving situations where more than one mas-
ter is trying to control the SCL line at the same time. The algorithm is based on the same
principles used for clock stretching previously described.
two masters are competing for the control over the bus clock. The SCL line is the wired-AND
result of the two masters clock outputs.
Figure 16-10. Clock Synchronization
A high to low transition on the SCL line will force the line low for all masters on the bus and they
start timing their low clock period. The timing length of the low clock period can vary between the
masters. When a master (DEVICE1 in this case) has completed its low period it releases the
SCL line. However, the SCL line will not go high before all masters have released it. Conse-
quently the SCL line will be held low by the device with the longest low period (DEVICE2).
Devices with shorter low periods must insert a wait-state until the clock is released. All masters
start their high period when the SCL line is released by all devices and has become high. The
DEVICE1_SCL
DEVICE2_SCL
SCL
(wired-AND)
DEVICE1_SDA
DEVICE2_SDA
SDA
(wired-AND)
SCL
shows an example where two TWI masters are contending for bus ownership. Both
S
Low Period
Count
DEVICE1 Loses arbitration
bit 7
State
Wait
Figure 16-10
bit 6
High Period
Count
bit 5
shows an example where
XMEGA D
bit 4
175

Related parts for ATxmega32D4