ATxmega32D4 Atmel Corporation, ATxmega32D4 Datasheet - Page 74

• Manufacturer Part Number: ATxmega32D4
• Manufacturer: Atmel Corporation

Specifications of ATxmega32D4

• Flash (kbytes): 32 Kbytes
• Pin Count: 44
• Max. Operating Frequency: 32 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 16
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 34
• Ext Interrupts: 34
• Usb Speed: No
• Usb Interface: No
• Spi: 4
• Twi (i2c): 2
• Uart: 2
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 12
• Adc Resolution (bits): 12
• Adc Speed (ksps): 200
• Analog Comparators: 2
• Resistive Touch Screen: No
• Temp. Sensor: Yes
• Crypto Engine: No
• Sram (kbytes): 4
• Eeprom (bytes): 1024
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: Yes
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.6 to 3.6
• Operating Voltage (vcc): 1.6 to 3.6
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 4
• Output Compare Channels: 14
• Input Capture Channels: 14
• Pwm Channels: 14
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

7. Power Management and Sleep
7.1
7.2
7.3
8210B–AVR–04/10
Features
Overview
Sleep Modes
•
•
XMEGA provides various sleep modes and software controlled clock gating in order to tailor
power consumption to the application's requirement. Sleep modes enables the microcontroller to
shut down unused modules to save power. When the device enters sleep mode, program exe-
cution is stopped and interrupts or reset is used to wake the device again. The individual clock to
unused peripherals can be stopped during normal operation or in sleep, enabling a much more
fine tuned power management than sleep modes alone.
Sleep modes are used to shut down modules and clock domains in the microcontroller in order
to save power. XMEGA has five different sleep modes. A dedicated Sleep instruction (SLEEP) is
available to enter sleep. Before executing SLEEP, the selected sleep mode to enter must be
configured. The available interrupt wake-up sources is dependent on the selected sleep mode.
When an enabled interrupt occurs the device will wake up and execute the interrupt service rou-
tine before continuing normal program execution from the first instruction after the SLEEP
instruction. If other higher priority interrupts are pending when the wake-up occurs, their interrupt
service routines will be executed according to their priority before the interrupt service routine for
the wake-up interrupt is executed. After wake-up the CPU is halted for four cycles before execu-
tion starts.
5 sleep modes
Power Reduction register to disable clock to unused peripherals
– Idle
– Power-down
– Power-save
– Standby
– Extended standby
XMEGA D
74