MSC8101DS Motorola / Freescale Semiconductor, MSC8101DS Datasheet - Page 31
MSC8101DS
Manufacturer Part Number
MSC8101DS
Description
MSC8101 Network Digital Signal Processor
Manufacturer
Motorola / Freescale Semiconductor
Datasheet
1.MSC8101DS.pdf
(116 pages)
- Current page: 31 of 116
- Download datasheet (997Kb)
PA15
PA14
PA13
General-
Purpose
I/O
FCC1: RXD5
UTOPIA
RXD2
MII and HDLC nibble
FCC1: RXD4
UTOPIA
FCC1: RXD3
MII and HDLC nibble
FCC1: RXD3
UTOPIA
SDMA: MSNUM2
Peripheral Controller:
Name
Dedicated Signal
Protocol
Table 1-7. Port A Signals (Continued)
MSC8101 Technical Data
Dedicated
Direction
I/O Data
Output
Input
Input
Input
Input
Input
FCC1: UTOPIA Receive Data Bit 5
In the ATM UTOPIA interface supported by FCC1. The
MSC8101 inputs ATM cell octets (UTOPIA interface data) on
RXD[0–7]. RXD7 is the most significant bit. RXD0 is the least
significant bit. When no ATM data is available, idle cells are
inserted. A cell is 53 bytes. To support Multi-PHY
configurations, RXD[0–7] is tri-stated, enabled only when
RXENB is asserted.
FCC1: MII and HDLC Nibble Receive Data Bit 2
RXD[3–0] is supported by MII and HDLC nibble mode in
FCC1. RXD3 is the most significant bit. RXD0 is the least
significant bit.
FCC1: UTOPIA Receive Data Bit 4.
In the ATM UTOPIA interface supported by FCC1. The
MSC8101 inputs ATM cell octets (UTOPIA interface data) on
RXD[0–7]. RXD7 is the most significant bit. RXD0 is the least
significant bit. When no ATM data is available, idle cells are
inserted. A cell is 53 bytes. To support Multi-PHY
configurations, RXD[0–7] is tri-stated, enabled only when
RXENB is asserted.
FCC1: MII and HDLC Nibble Receive Data Bit 3
RXD[3–0] is supported by MII and HDLC nibble mode in
FCC1. RXD3 is the most significant bit. RXD0 is the least
significant bit.
FCC1: UTOPIA Receive Data Bit 3
In the ATM UTOPIA interface supported by FCC1. The
MSC8101 inputs ATM cell octets (UTOPIA interface data) on
RXD[0–7]. RXD7 is the most significant bit. RXD0 is the least
significant bit. A cell is 53 bytes. To support Multi-PHY
configurations, RXD[0–7] is tri-stated, enabled only when
RXENB is asserted.
Module Serial Number Bit 2
MSNUM[0–4] is the sub-block code of the current peripheral
controller using SDMA. MSNUM5 indicates which section,
transmit (0) or receive (1), is active during the transfer.
Description
Port A Signals
1-25
Related parts for MSC8101DS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Military/Aerospace High Performance Relays; MSC-12S = MS T05 RELAY ( CII )
Manufacturer:
Tyco Electronics
Part Number:
Description:
Military/Aerospace High Performance Relays; MSC-5 = MS T05 RELAY ( CII )
Manufacturer:
Tyco Electronics
Part Number:
Description:
Military/Aerospace High Performance Relays; MSC-5S=MGSD .100 GRID DIODE RE ( CII )
Manufacturer:
Tyco Electronics
Part Number:
Description:
Connector: SMC: M: 0 to 10G: 50: CRMP: THRU: Gold
Manufacturer:
Methode Electronics, Inc.
Part Number:
Description:
Layer 2 switching controller
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
Layer 3 switching controller
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
LCD Module
Manufacturer:
TRULY
Datasheet:
Part Number:
Description:
LCD Module
Manufacturer:
Truly
Datasheet:
Part Number:
Description:
LCD Module
Manufacturer:
Truly
Datasheet:
Part Number:
Description:
LCD Module
Manufacturer:
Truly
Datasheet:
Part Number:
Description:
Power Splitter/combiner
Manufacturer:
Mini-Circuits
Datasheet: