ds96-039wdsp ETC-unknow, ds96-039wdsp Datasheet - Page 52

• Manufacturer Part Number: ds96-039wdsp
• Description: Clarification Serial Control Register Description Dsp1620/27/28/29 Devices
• Manufacturer: ETC-unknow

DSP1628 Digital Signal Processor
5 Software Architecture
Conditional Mnemonics (Flags)
Table 21 lists mnemonics used in conditional execution of special function and control instructions.
Table 21. DSP1628 Conditional Mnemonics
*
† Bits 35—31 are not the same (32-bit overflow).
Notes:
Testing the state of the counters (c0 or c1) automatically increments the counter by one.
The heads or tails condition is determined by a randomly set or cleared bit, respectively. The bit is randomly set with a probability of 0.5. A random
rounding function can be implemented with either heads or tails. The random bit is generated by a ten-stage pseudorandom sequence generator
(PSG) that is updated after either a heads or tails test. The pseudorandom sequence may be reset by writing any value to the pi register, except
during an interrupt service routine (ISR). While in an ISR, writing to the pi register updates the register and does not reset the PSG. If not in an
ISR, writing to the pi register resets the PSG. (The pi register is updated, but will be written with the contents of the PC on the next instruction.)
Interrupts must be disabled when writing to the pi register. If an interrupt is taken after the pi write, but before pi is updated with the PC
value, the ireturn instruction will not return to the correct location. If the RAND bit in the auc register is set, however, writing the pi register never
resets the PSG.
50
Result is not representable in the 36-bit accumulators (36-bit overflow).
heads
somet
mns1
c0ge
c1ge
oddp
npint
Test
mvs
true
lock
lvs
allt
eq
pl
gt
Result is nonnegative (sign bit is bit 35).
Result is equal to 0. = 0
Result is greater than 0. > 0
Logical overflow set.
Mathematical overflow set.
Counter 0 greater than or equal to 0.
Counter 1 greater than or equal to 0.
Pseudorandom sequence bit set.
The condition is always satisfied in an if in-
struction.
All True, all BIO input bits tested compared
successfully.
Some True, some BIO input bits tested com-
pared successfully.
Odd Parity, from BMU operation.
Minus 1, result of BMU operation.
Not PINT, used by hardware development
system.
The PLL has achieved lock and is stable.
Meaning
*
(continued)
†
0
nmns1
somef
evenp
ebusy
false
Test
mvc
tails
njint
c0lt
c1lt
allf
lvc
mi
ne
le
Result is negative. < 0
Result is not equal to 0.
Result is less than or equal to 0.
Logical overflow clear.
Mathematical overflow clear.
Counter 0 less than 0.
Counter 1 less than 0.
Pseudorandom sequence bit clear.
The condition is never satisfied in an if in-
struction.
All False, no BIO input bits tested compared
successfully.
Some False, some BIO input bits tested did
not compare successfully.
Even Parity, from BMU operation.
Not Minus 1, result of BMU operation.
Not JINT, used by hardware development
system.
ECCP Busy, indicates error correction copro-
cessor activity.
Meaning
Lucent Technologies Inc.
0
February 1997
0