tmp86fh09amg TOSHIBA Semiconductor CORPORATION, tmp86fh09amg Datasheet - Page 68

no-image

tmp86fh09amg

Manufacturer Part Number
tmp86fh09amg
Description
8 Bit Microcontroller Tlcs-870/c Series
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmp86fh09amg(C
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp86fh09amg(C,ZHZ
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
7.2
Watchdog Timer Control
Example :Disabling the watchdog timer
Example :Setting watchdog timer interrupt
7.2.3
7.2.4
ister in other procedures causes a malfunction of the micro controller.
ated by the binary-counter overflow.
master flag (IMF).
rupt is already accepted, the new watchdog timer interrupt is processed immediately and the previous inter-
rupt is held pending. Therefore, if watchdog timer interrupts are generated continuously without execution of
the RETN instruction, too many levels of nesting may cause a malfunction of the microcontroller.
Watchdog Timer Disable
Watchdog Timer Interrupt (INTWDT)
To disable the watchdog timer, set the register in accordance with the following procedures. Setting the reg-
When WDTCR1<WDTOUT> is cleared to “0”, a watchdog timer interrupt request (INTWDT) is gener-
A watchdog timer interrupt is the non-maskable interrupt which can be accepted regardless of the interrupt
When a watchdog timer interrupt is generated while the other interrupt including a watchdog timer inter-
To generate a watchdog timer interrupt, set the stack pointer before setting WDTCR1<WDTOUT>.
Note:While the watchdog timer is disabled, the binary counters of the watchdog timer are cleared.
Table 7-1 Watchdog Timer Detection Time (Example: fc = 16.0 MHz, fs = 32.768 kHz)
1. Set the interrupt master flag (IMF) to “0”.
2. Set WDTCR2 to the clear code (4EH).
3. Set WDTCR1<WDTEN> to “0”.
4. Set WDTCR2 to the disable code (B1H).
WDTT
00
01
10
11
DI
LD
LDW
LD
LD
DV7CK = 0
524.288 m
131.072 m
32.768 m
(WDTCR2), 04EH
(WDTCR1), 0B101H
SP, 023FH
(WDTCR1), 00001000B
2.097
NORMAL1/2 mode
Watchdog Timer Detection Time[s]
Page 58
: IMF ← 0
: Clears the binary counter
: WDTEN ← 0, WDTCR2 ← Disable code
: Sets the stack pointer
: WDTOUT ← 0
DV7CK = 1
62.5 m
250 m
4
1
62.5 m
SLOW
250 m
mode
4
1
TMP86FH09AMG

Related parts for tmp86fh09amg