s71ws512ne0bfwzz Meet Spansion Inc., s71ws512ne0bfwzz Datasheet - Page 104

• Manufacturer Part Number: s71ws512ne0bfwzz
• Description: Stacked Multi-chip Product Mcp Flash Memoy And Psram Cmos 1.8 Volt, Simultaneous Operation, Burst Mode Flash Memory And Pseudo-static Ram
• Manufacturer: Meet Spansion Inc.

FUNCTIONAL DESCRIPTION (Continued)
104
Address Latch by ADV#
Burst Length
Single Write
The ADV# indicates valid address presence on address inputs. During synchronous
burst read/write operation mode, all the address are determined on the positive
edge of ADV# when CE#1=L. The specified minimum value of ADV#=L setup
time and hold time against valid edge of clock where RL count begin must be
satisfied for appropriate RL counts. Valid address must be determined with
specified setup time against either the negative edge of ADV# or negative edge
of CE#1 whichever comes late. And the determined valid address must not be
changed during ADV#=L period.
Burst Length is the number of word to be read or write during synchronous burst
read/write operation as the result of a single address latch cycle. It can be set on
8, 16 words boundary or continuous for entire address through CR Set sequence.
The burst type is sequential that is incremental decoding scheme within a boundary
address. Starting from initial address being latched, device internal address
counter assign +1 to the previous address until reaching the end of boundary
address and then wrap round to least significant address (=0). After completing
read data out or write data latch for the set burst length, operation automatically
ended except for continuous burst length. When continuous burst length is set,
read/write is endless unless it is terminated by the positive edge of CE#1.
Single Write is synchronous write operation with Burst Length =1. The device can
be configured either to "Burst Read & Single Write" or to "Burst Read & Burst
Write" through CR set sequence. Once the device is configured to "Burst Read &
Single Write" mode, the burst length for syncronous write operation is always
fixed 1 regardless of BL values set in CR, while burst length for read is in accordance
with BL values set in CR.
128Mb pSRAM
P r e l i m i n a r y
S71WS512NE0BFWZZ_00_A1 June 28, 2004