s71ws512ne0bfwzz Meet Spansion Inc., s71ws512ne0bfwzz Datasheet - Page 62

• Manufacturer Part Number: s71ws512ne0bfwzz
• Description: Stacked Multi-chip Product Mcp Flash Memoy And Psram Cmos 1.8 Volt, Simultaneous Operation, Burst Mode Flash Memory And Pseudo-static Ram
• Manufacturer: Meet Spansion Inc.

62
Lock Register Command Set Definitions
Password Protection Command Set Definitions
Program Suspend command can be written after the device has resumed
programming.
The Lock Register Command Set permits the user to program the SecSi Sector
Protection Bit, Persistent Protection Mode Lock Bit, or Password Protection Mode
Lock Bit one time. The Lock Command Set also allows for the reading of the SecSi
Sector Protection Bit, Persistent Protection Mode Lock Bit, or Password Protection
Mode Lock Bit.
The Lock Register Command Set Entry command sequence must be issued
prior to any of the following commands to enable proper command execution.
Note that issuing the Lock Register Command Set Entry command disables
reads and writes for Bank 0. Reads from other banks excluding Bank 0 are
allowed.
The Lock Register Command Set Exit command must be issued after the ex-
ecution of the commands to reset the device to read mode. Otherwise the device
will hang.
For either the SecSi Sector to be locked, or the device to be permanently set to
the Persistent Protection Mode or the Password Protection Mode, the sequence of
a Lock Register Command Set Exit command, must be initiated after issuing
the SecSi Protection Bit Program, Persistent Protection Mode Locking Bit
Program, or the Password Protection Mode Locking Bit Program com-
mands. Note that if the Persistent Protection Mode Locking Bit and the
Password Protection Mode Locking Bit are programmed at the same time,
neither will be programmed.
Note that issuing the Lock Register Command Set Exit command re-enables
reads and writes for Bank 0.
The Password Protection Command Set permits the user to program the 64-bit
password, verify the programming of the 64-bit password, and then later unlock
the device by issuing the valid 64-bit password.
The Password Protection Command Set Entry command sequence must be
issued prior to any of the following commands to enable proper command
execution.
Note that issuing the Password Protection Command Set Entry command
disables reads and writes for Bank 0. Reads and Writes for other banks excluding
Bank 0 are allowed.
The Password Program Command permits programming the password that is
used as part of the hardware protection scheme. The actual password is 64-bits
long. There is no special addressing order required for programming the
password.
Lock Register Program Command
Lock Register Read Command
Lock Register Exit Command
Password Program Command
Password Read Command
Password Unlock Command
S29WSxxxN MirrorBit™ Flash Family For Multi-chip Products (MCP) S71WS512NE0BFWZZ_00_ A1 June 28, 2004
A d v a n c e
I n f o r m a t i o n