PEB2256E INFINEON [Infineon Technologies AG], PEB2256E Datasheet - Page 50

no-image

PEB2256E

Manufacturer Part Number
PEB2256E
Description
E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
Manufacturer
INFINEON [Infineon Technologies AG]
Datasheet
3
3.1
The FALC
controlled by an external microprocessor or microcontroller.
The main interfaces are
• Receive and transmit line interface
• PCM system highway interface/H.100 bus
• Microprocessor interface
• Boundary scan interface
as well as several control lines for reset and clocking purpose.
The main internal functional blocks are
• Analog line receiver with equalizer network and clock/data recovery
• Analog line driver with programmable pulse shaper and line build out
• Central clock generation module
• Elastic buffers for receive and transmit direction
• Receive Framer, receive line decoding, alarm detection, PRBS and performance
• Transmit framer, receive line encoding, alarm and PRBS generation
• Receive jitter attenuator
• Transmit jitter attenuator
• Three HDLC controllers (one of them including SS7 and BOM support) and CAS
• Test functions (loop switching local - remote - payload - single channel)
• Register access interface
• Boundary scan control
Data Sheet
monitoring
signaling controller
®
Functional Description E1/T1/J1
Functional Overview
device contains analog and digital function blocks that are configured and
50
Functional Description E1/T1/J1
FALC56 V1.2
PEB 2256
2002-08-27

Related parts for PEB2256E