SAB80C517-M16 SIEMENS [Siemens Semiconductor Group], SAB80C517-M16 Datasheet - Page 119

• Manufacturer Part Number: SAB80C517-M16
• Description: 8-Bit CMOS Single-Chip Microcontroller
• Manufacturer: SIEMENS [Siemens Semiconductor Group]

On-Chip Peripheral Components
Figure 7-51
Compare Function of a CMx Register Assigned to the Compare Timer
Figure 7-51 shows a more detailed block diagram of a CMx register connected to the compare
timer. lt illustrates that the CPU can only access the special function register CMx; the actual
compare latch is, however, loaded at timer overflow. The timer overflow signal also sets an interrupt
request flag (CTF in register CTCON) which may be used to inform the CPU by an interrupt that a
new timer cycle has started and that the compare values for the next cycle may be programmed
from now on.
The activation of the TOC loading depends on a few conditions described in the following. A TOC
loading is performed only if the CMLx register has been changed by the CPU. A write instruction to
the low byte of the CMx register is used to enable the loading.
The 8-bit architecture of the SAB 80C517 requires such a defined enable mechanism because 16-
bit values are to be transferred in two portions (= two instructions).
Imagine the following situation: one instruction (e.g. loading the low byte of the compare register) is
executed just before timer overflow and the other instruction (loading the high byte) after the
overflow. lf there were no "rule", the TOC loading would just load the new low byte into the compare
latch. The high byte - written after timer overflow - would have to wait till the next timer overflow.
Semiconductor Group
120