XC68HC705JJ7 Motorola, XC68HC705JJ7 Datasheet - Page 143

• Manufacturer Part Number: XC68HC705JJ7
• Description: MICROCONTROLLER
• Manufacturer: Motorola

9.3 SIOP Signal Format
9.3.1 Serial Clock (SCK)
MC68HC705JJ7 • MC68HC705JP7 — REV 4
MOTOROLA
The SIOP subsystem can be software configured for master or slave
operation. No external mode selection inputs are available (for instance,
no slave select pin).
The state of the SCK output remains a fixed logic level during idle
periods between data transfers. The edges of SCK indicate the
beginning of each output data transfer and latch any incoming data
received. The first bit of transmitted data is output from the SDO pin on
the first falling edge of SCK. The first bit of received data is accepted at
the SDI pin on the first rising edge of SCK after the first falling edge. The
transfer is terminated upon the eighth rising edge of SCK.
The idle state of the SCK is determined by the state of the CPHA bit in
the SCR. When the CPHA is clear, SCK will remain idle at a logic 1 as
shown in
logic 0 as shown in
the falling edge of the SCK, and the SDI latches data in on the rising
edge of SCK.
(CPHA = 0)
SDO
SCK
SDI
Simple Synchronous Serial Interface
Figure
Figure 9-2. SIOP Timing Diagram (CPHA = 0)
BIT 1
BIT 1
9-2. When the CPHA is set, SCK will remain idle at a
Figure
100 ns
BIT 2
BIT 2
9-3. In both cases, the SDO changes data on
BIT 3
BIT 3
BIT 4
BIT 4
BIT 5
Simple Synchronous Serial Interface
BIT 5
BIT 6
BIT 6
100 ns
BIT 7
BIT 7
Advance Information
SIOP Signal Format
BIT 8
BIT 8
(IDLE = 1)
143