AM79C976 Advanced Micro Devices, AM79C976 Datasheet - Page 112
AM79C976
Manufacturer Part Number
AM79C976
Description
PCnet-PRO 10/100 Mbps PCI Ethernet Controller
Manufacturer
Advanced Micro Devices
Datasheet
1.AM79C976.pdf
(309 pages)
- Current page: 112 of 309
- Download datasheet (3Mb)
The PCI Command register is read and written by the
host.
Bit
15-10
9
8
7
6
112
Name
RES
FBTBEN
SERREN
RES
PERREN
ros; write operations have no ef-
fect.
this bit is set to 1, the Am79C976
controller
Back-to-Back cycles. When this
bit is cleared to 0, the Am79C976
controller will not generate Fast
Back-to-Back cycles.
FBTBEN is cleared by H_RESET
and is not effected by S_RESET
or by setting the STOP bit.
sertion of the SERR pin. SERR is
disabled
cleared. SERR will be asserted
on detection of an address parity
error and if both SERREN and
PERREN (bit 6 of this register)
are set.
H_RESET and is not effected by
S_RESET or by setting the STOP
bit.
ros; write operations have no ef-
fect.
Enables the parity error response
functions. When PERREN is 0
and the Am79C976 controller de-
tects a parity error, it only sets the
Detected Parity Error bit in the
PCI Status register. When PER-
REN is 1, the Am79C976 control-
ler
detection of a data parity error. It
also sets the DATAPERR bit (PCI
Status register, bit 8), when the
data parity error occurred during
a master cycle. PERREN also
enables reporting address parity
errors through the SERR pin and
the SERR bit in the PCI Status
register.
Description
Reserved locations. Read as ze-
Fast Back-to-Back Enable. When
SERR Enable. Controls the as-
SERREN
Reserved location. Read as ze-
Parity Error Response Enable.
asserts
when
will
is
PERR
generate
SERREN
cleared
P R E L I M I N A R Y
on
Fast
the
Am79C976
by
is
5
4
3
2
1
VGASNOOP
MWIEN
SCYCEN
BMEN
MEMEN
MWIEN is cleared by H_RESET
and is not affected by S_RESET
or by setting the STOP bit.
For accesses to the Expansion
ROM, the host must program the
PCI Expansion ROM Base Ad-
dress register at offset 30h with a
valid memory address before set-
H_RESET and is not affected by
S_RESET or by setting the STOP
bit.
ro; write operations have no ef-
fect.
cle Enable. When this bit is set to
1, the Am79C976 controller will
generate Memory Write and In-
validate (MWI) cycles when ap-
propriate. When the bit is cleared
to 0, the device will generate
Memory Write cycles instead of
MWI cycles.
zero; write operations have no ef-
fect. The Am79C976 controller
ignores all Special Cycle opera-
tions.
BMEN enables the Am79C976
controller to become a bus mas-
ter on the PCI bus. The host must
set BMEN before setting the INIT
or STRT bit in CSR0 of the
Am79C976 controller.
and is not effected by S_RESET
or by setting the STOP bit.
The Am79C976 controller will ig-
nore all memory accesses when
MEMEN is cleared. The host
must set MEMEN before the first
memory access to the device.
host must program the PCI Mem-
ory Mapped I/O Base Address
register with a valid memory ad-
dress before setting MEMEN.
PERREN
VGA Palette Snoop. Read as ze-
Memory Write and Invalidate Cy-
Special Cycle Enable. Read as
Bus
BMEN is cleared by H_RESET
Memory Space Access Enable.
For memory mapped I/O, the
Master
is
Enable.
cleared
8/01/00
Setting
by
Related parts for AM79C976
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Advanced Micro Devices [4,096-Bit (512x8) Bipolar PROM]
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
Advanced Micro Devices [4,096-Bit (512x8) Bipolar PROM]
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
Advanced Micro Devices [8 Megabit (512 K x 16-Bit) CMOS 3.0 Volt-only Burst Mode Flash Memory]
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
M41000001YAdvanced Micro Devices [32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 4 Mbit (512 K x 8-Bit/256 K x 16-Bit) Static RAM]
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
Advanced Burst Error Processor
Manufacturer:
Advanced Micro Devices
Part Number:
Description:
Serial interface adapter (SIA)
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
Universal interrupt controller
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
256 kilobit CMOS EPROM
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
2048 x 8 static RAM, 100ns
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
Three-State Octal Buffers
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
AM2966PCOctal Dynamic Memory Drivers with Three-State Outputs
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
Three-State Octal Buffers
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
Three-State Octal Buffers
Manufacturer:
Advanced Micro Devices
Datasheet:
Part Number:
Description:
TTL programmable array logic, 7ns
Manufacturer:
Advanced Micro Devices
Datasheet: