AT91RM3400-DK Atmel, AT91RM3400-DK Datasheet - Page 79

• Manufacturer Part Number: AT91RM3400-DK
• Description: KIT DEV FOR AT91RM3400
• Manufacturer: Atmel
• Series: AT91SAM Smart ARMr
• Type: MCUr

Specifications of AT91RM3400-DK

• Contents: Evaluation Board, Software and Documentation
• Processor To Be Evaluated: AT91RM3400
• Data Bus Width: 32 bit
• Interface Type: RS-232, USB
• For Use With/related Products: AT91RM3400
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Memory Controller (MC)
Overview
1790A–ATARM–11/03
The Memory Controller (MC) manages the ASB bus and controls accesses requested
by the masters, typically the ARM7TDMI processor and the Peripheral Data Controller.
It features a simple bus arbiter, an address decoder, an abort status and a misalignment
detector. In addition, the MC contains a Memory Protection Unit (MPU) consisting of 16
areas that can be protected against write and/or user accesses. Access to peripherals
can be protected in the same way.
Main features of the AT91RM3400 Memory Controller are:
•
•
•
•
•
•
Bus Arbiter
–
Address Decoder Provides Selection Signals for
–
–
Abort Status Registers
–
–
Misalignment Detector
–
–
Remap Command
–
–
16-area Memory Protection Unit
–
–
–
Handles Requests from the ARM7TDMI and the Peripheral Data Controller
Up to Four Internal 1-Mbyte Memory Areas
One 256-Mbyte Embedded Peripheral Area
Source, Type and All Parameters of the Access Leading to an Abort are
Saved
Facilitates Debug by Detection of Bad Pointers
Alignment Checking of All Data Accesses
Abort Generation in Case of Misalignment
Allows Remapping of an Internal SRAM in Place of the Internal ROM
Allows Handling of Dynamic Interrupt Vectors
Individually Programmable Size Between 1K Bytes and 64M Bytes
Individually Programmable Protection Against Write and/or User Access
Peripheral Protection Against Write and/or User Access
AT91RM3400
79