DEMO9S08JM16 Freescale Semiconductor, DEMO9S08JM16 Datasheet - Page 72

• Manufacturer Part Number: DEMO9S08JM16
• Description: BOARD DEMO FOR JM16 FAMI
• Manufacturer: Freescale Semiconductor
• Type: MCUr

Specifications of DEMO9S08JM16

• Contents: Board with Daughter card, Cable, Documentation, Mini-AB USB Kit
• Processor To Be Evaluated: MC9S08JM16
• Data Bus Width: 8 bit
• Interface Type: USB
• Silicon Manufacturer: Freescale
• Core Architecture: HCS08
• Core Sub-architecture: HCS08
• Silicon Core Number: MC9S08
• Silicon Family Name: Flexis - S08JM
• Rohs Compliant: Yes
• For Use With/related Products: MC9S08JM16
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

1
2
1
Chapter 5 Resets, Interrupts, and System Configuration
5.7.5
72
COPCLKS
Windowed COP operation requires the user to clear the COP timer in the last 25% of the selected timeout period. This column
displays the minimum number of clock counts required before the COP timer can be reset in windowed COP mode (COPW = 1).
Values shown in milliseconds based on t
tolerance of this value.
This bit can be written only one time after reset. Additional writes are ignored.
Reset
SPI1FE
COPCLKS
COPW
Field
7
6
2
W
N/A
R
0
0
0
1
1
1
COPCLKS
Control Bits
System Options Register 2 (SOPT2)
COP Watchdog Clock Select — This write-once bit selects the clock source of the COP watchdog.
0 Internal 1 KHz LPO clock is source to COP.
1 Bus clock is source to COP.
COP Window — This write-once bit selects the COP operation mode. When set, the 0x55-0xAA write sequence
to the SRS register must occur in the last 25% of the selected period. Any write to the SRS register during the
first 75% of the selected period will reset the MCU.
0 Normal COP operation.
1 Window COP operation.
SPI1 Ports Input Filter Enable
0 Disable input filter on SPI1 port pins to allow for higher maximum SPI baud rate.
1 Enable input filter on SPI1 port pins to eliminate noise and restrict maximum SPI baud rate.
0
7
1
COPT[1:0]
= Unimplemented or Reserved
0:0
0:1
1:0
1:1
0:1
1:0
1:1
COPW
0
6
1
Figure 5-6. System Options Register 2 (SOPT2)
Table 5-7. SOPT2 Register Field Descriptions
Clock Source
Table 5-6. COP Configuration Options
1 kHz LPO
1 kHz LPO
1 kHz LPO
MC9S08JM16 Series Data Sheet, Rev. 2
LPO
BUSCLK
BUSCLK
BUSCLK
clock
clock
clock
N/A
0
0
5
= 1 ms. See t
COP Window
LPO
0
0
4
196,608 cycles
49,152 cycles
Description
(COPW = 1)
6144 cycles
in the appendix
N/A
N/A
N/A
N/A
1
Opens
3
0
0
Section A.12.1, “Control
SPI1FE
1
2
COP Overflow Count
2
2
2
10
8
5
COP is disabled
cycles (256 ms
cycles (32 ms
cycles (1.024 s
2
2
2
Freescale Semiconductor
SPI2FE
13
16
18
cycles
cycles
cycles
1
1
Timing,” for the
2
1
1
)
)
)
ACIC
0
0