AD9549/PCBZ Analog Devices Inc, AD9549/PCBZ Datasheet - Page 63

• Manufacturer Part Number: AD9549/PCBZ
• Description: BOARD EVALUATION FOR AD9549
• Manufacturer: Analog Devices Inc

Specifications of AD9549/PCBZ

• Main Purpose: Timing, Clock Generator
• Embedded: No
• Utilized Ic / Part: AD9549
• Primary Attributes: 2 Inputs, 2 Outputs, VCO
• Secondary Attributes: CMOS, HSTL Output Logic, Graphical User Interface
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Register 0x01C3—Reference Validation
Table 71.
Bits
[7:5]
[4:0]
DOUBLER AND OUTPUT DRIVERS (REGISTER 0x0200 TO REGISTER 0x0201)
Register 0x0200—HSTL Driver
Table 72.
Bits
4
[3:2]
[1:0]
Register 0x0201—CMOS Driver
Table 73.
Bits
0
Bit Name
Reserved
Validation timer
Bit Name
OPOL
Reserved
HSTL output doubler
Bit Name
CMOS mux
The value in this register sets the time required to validate a reference after an LOR or OOL event
before the reference can be used as the DPLL reference. This circuit uses the digital loop filter clock
(see Register 0x0107). Validation time = loop filter clock period × 2
power-on defaults, the recovery time varies from 32 ns (00000) to 137 sec (11111). If longer valida-tion
times are required, the user can make the P-divider larger. The user should be careful to set the
validation timer to at least two periods of the OOL evaluation period. The OOL evaluation period is the
period of reference input clock times the OOL divider (Register 0x0322 to Register 0x0323).
Description
Reserved.
Description
Output polarity. Setting this bit inverts the HSTL driver output polarity.
Reserved.
HSTL output doubler.
01 = doubler disabled.
10 = doubler enabled. When using doubler, Register 0x0010[5] must also be set.
Description
User mux control. This bit allows the user to select whether the CMOS driver output is divided by the
S-divider.
0 = S-divider input sent to CMOS driver.
1 = S-divider output sent to CMOS driver. See Figure 22.
Rev. D | Page 63 of 76
(Validation Timer [4:0] +1)
− 1. Assuming
AD9549