HD6417727F160V Renesas Electronics America, HD6417727F160V Datasheet - Page 569

MPU 3V 16K PB-FREE 240-QFP

HD6417727F160V

Manufacturer Part Number
HD6417727F160V
Description
MPU 3V 16K PB-FREE 240-QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417727F160V

Core Processor
SH-3 DSP
Core Size
32-Bit
Speed
160MHz
Connectivity
FIFO, SCI, SIO, SmartCard, USB
Peripherals
DMA, LCD, POR, WDT
Number Of I /o
104
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.7 V ~ 2.05 V
Data Converters
A/D 6x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
240-QFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417727F160V
Manufacturer:
HITACHI
Quantity:
9
Part Number:
HD6417727F160V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417727F160V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 17 Serial Communication Interface (SCI)
17.3.2
Operation in Asynchronous Mode
In the asynchronous mode, each transmitted or received character begins with a start bit and ends
with a stop bit. Serial communication is synchronized one character at a time.
The transmitting and receiving sections of the SCI are independent, so full duplex communication
is possible. The transmitter and receiver are both double buffered, so data can be written and read
while transmitting and receiving are in progress, enabling continuous transmitting and receiving.
Figure 17.5 shows the general format of asynchronous serial communication. In asynchronous
serial communication, the communication line is normally held in the mark (high) state. The SCI
monitors the line and starts serial communication when the line goes to the space (low) state,
indicating a start bit. One serial character consists of a start bit (low), data (LSB first), parity bit
(high or low), and stop bit (high), in that order.
When receiving in the asynchronous mode, the SCI synchronizes on the falling edge of the start
bit. The SCI samples each data bit on the eighth pulse of a clock with a frequency 16 times the bit
rate. Receive data is latched at the center of each bit.
Idling (marking)
1
(LSB)
(MSB)
1
Serial
0
D
D
D
D
D
D
D
D
0/1
1
1
0
1
2
3
4
5
6
7
data
Start
Parity
Stop
bit
bit
bit
Transmit/receive data
7 or 8 bits
1 bit
1 or
1 or
no bit
2 bits
One unit of communication data (character or frame)
Figure 17.5 Data Format in Asynchronous Communication
(Example with 8-Bit Data, Parity, Two Stop Bits)
Transmit/Receive Formats
Table 17.11 lists the 12 communication formats that can be selected in the asynchronous mode.
The format is selected by settings in the serial mode register (SCSMR).
Rev.6.00 Mar. 27, 2009 Page 511 of 1036
REJ09B0254-0600

Related parts for HD6417727F160V