HD6417727F160V Renesas Electronics America, HD6417727F160V Datasheet - Page 697

MPU 3V 16K PB-FREE 240-QFP

HD6417727F160V

Manufacturer Part Number
HD6417727F160V
Description
MPU 3V 16K PB-FREE 240-QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417727F160V

Core Processor
SH-3 DSP
Core Size
32-Bit
Speed
160MHz
Connectivity
FIFO, SCI, SIO, SmartCard, USB
Peripherals
DMA, LCD, POR, WDT
Number Of I /o
104
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.7 V ~ 2.05 V
Data Converters
A/D 6x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
240-QFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417727F160V
Manufacturer:
HITACHI
Quantity:
9
Part Number:
HD6417727F160V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417727F160V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
20.3.6
(1) Outline
Features of SIOF transmit or receive FIFO are listed as below.
• Capacity of 32 bits × 16 stages for each of transmission and reception
• Pointer is updated by a read/write cycle for all of the access sizes of CPU and DMAC
• Access cycle number is always 2 cycles (P bus cycle) for all of the access sizes.
(2) Transmit Request
Transmit request of FIFO is displayed in the following two bits of SISTR register.
• Transmit request: TDREQ (transmit interrupt factor)
• Receive request: RDREQ (receive interrupt factor)
It is possible to set independently the condition for each of submitting transmit request of transmit
or receive FIFO. Condition of transmit request are set to bits TFWM2 to TFWM0 in SIFCTR
register and transfer request of receive FIFO are set to bits RFWM2 to RFWM0.
Table 20.9 shows transmit request submit condition, and table 20.10 shows receive request submit
condition.
Table 20.9 Transmit Request Submit Condition
TFWM2 to TFWM0
000
100
101
110
111
(It is impossible to separate one stage access to multiple times)
FIFO
Request Stage
Number
1
4
16
8
12
Transmit Request Submit
16 stages empty area
Over 12 stages empty area
Over 8 stages empty area
Over 4 stages empty area
Over 1 stage empty area
Rev.6.00 Mar. 27, 2009 Page 639 of 1036
Section 20 Serial IO (SIOF)
REJ09B0254-0600
Used Area
Small
Large

Related parts for HD6417727F160V