M30833FJFP#U3 Renesas Electronics America, M30833FJFP#U3 Datasheet - Page 339

• Manufacturer Part Number: M30833FJFP#U3
• Description: IC M32C/83 MCU FLASH 100QFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M32C/80r

Specifications of M30833FJFP#U3

• Core Processor: M32C/80
• Core Size: 16/32-Bit
• Speed: 32MHz
• Connectivity: CAN, I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, WDT
• Number Of I /o: 85
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 31K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 26x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-QFP
• For Use With: R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

M
R
R
e
E
3
. v
J
2
NOTES:
Table 21.36 IEBus Mode Specifications
9 0
C
Transfer Clock
Transmit Start Condition
Receive Start Condition
Interrupt Request
Error Detection
Selectable Function
21.5.2 IEBus Mode (Group 2)
Transfer Data Format
. 1
1. The transfer clock must be f
2. Transfer clock must be input f
3. When an overrun error occurs, the G2RB register is indeterminate.
8 /
B
Table 21.36 lists specifications of IEBus mode. Table 21.37 lists registers to be used and settings.
Tables 21.38 to 21.40 lists pin settings.
1 3
0
3
transmitted. Under conditions other than this, the transfer clock must be f
3 0
G
J
- 4
n a
o r
1 0
3 .
u
p
, 1
1 3
Item
(
0 2
M
3
6 0
2
C
8 /
Page 314
, 3
M
3
2
• Transfer data length: 1 to 8 bits
• When the CKDIR bit in the G2MR register is set to "0" (internal clock) :
• When the CKDIR bit is set to "1" (external clock) : input from the ISCLK2 pin
To start transmitting, the following conditions are required :
• Set the TE bit in the G2CR register to "1" (transmit enable)
• Write data to G2TB register
To start receiving, the following requirements must be met:
• Set the RE bit in the G2CR register to "1" (receive enable)
• Set the TE bit in the G2CR register to "1" (transmit enable)
• Write data to the G2TB register
• While transmitting, the following conditions can be selected to set the SIO2TR bit in
• While receiving, the following condition can be selected to set the SIO2RR bit in the
Overrun error
This error occurs when receiving the j bit (j=1 to 8) of the next data (transfer data
length: j bits) before reading the G2RB register
• LSB first/MSB first select
• ISTxD2 and ISRxD2 I/O polarity inverse
• Data transfer bit length
C
- The IRS bit in the G2MR register is set to "0" (no data in the G2TB register):
- The IRS bit is set to "1" (transmission completed):
the IIO6IR register to "1" (see Figure 10.14):
Select either bit 0 or bit 7 to transmit/receive data
ISTxD2 pin output and ISRxD2 pin input levels are inversed
Select from 1 to 8 bits
f o
8 /
when data is transferred to the transmit register from the G2TB register (transmis-
sion started)
when data transfer from the transmit register to the G2TO register is completed
IIO5IR register to "1" (see Figure 10.14):
when data is transferred from receive register to the G2RB register (data reception
is completed)
4
3
The G2PO2 register = (n+2)/2
The G2PO0 register determines bit rate and the transfer clock is generated
in phase-delayed waveform output mode of the channel 2 waveform generation
function.
n : setting value of the G2PO0 register, 0000
BT2
8 8
) T
BT2
divided by six or more when both transfer clock and transfer data are
divided by 20 or more.
(3)
21. Intelligent I/O (Group 2 Communication Function)
(1)
Specification
16
to FFFF
BT2
divided by 20 or more.
16
.
2(n+2)
f
BT2
(2)