MC9S08DZ128MLL Freescale Semiconductor, MC9S08DZ128MLL Datasheet - Page 73

MCU 8BIT 128K FLASH 100-LQFP

MC9S08DZ128MLL

Manufacturer Part Number
MC9S08DZ128MLL
Description
MCU 8BIT 128K FLASH 100-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS08r

Specifications of MC9S08DZ128MLL

Core Processor
HCS08
Core Size
8-Bit
Speed
40MHz
Connectivity
CAN, I²C, LIN, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
87
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Eeprom Size
2K x 8
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 24x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
100-LQFP
Processor Series
S08DZ
Core
HCS08
Data Bus Width
8 bit
Data Ram Size
8 KB
Interface Type
CAN, I2C, SCI, SPI
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
88
Number Of Timers
3
Operating Supply Voltage
5.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWS08
Development Tools By Supplier
DEMO9S08DZ60
Minimum Operating Temperature
- 40 C
On-chip Adc
12 bit, 24 Channel
Controller Family/series
HCS08
No. Of I/o's
87
Eeprom Memory Size
2KB
Ram Memory Size
8KB
Cpu Speed
40MHz
No. Of Timers
3
Digital Ic Case Style
LQFP
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08DZ128MLL
Manufacturer:
FREESCAL
Quantity:
300
Part Number:
MC9S08DZ128MLL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
4.6.6
An access error occurs whenever the command execution protocol is violated.
Any of the following specific actions will cause the access error flag (FACCERR) in FSTAT to be set.
FACCERR must be cleared by writing a 1 to FACCERR in FSTAT before any command can be processed.
Freescale Semiconductor
Writing to a FLASH address before the internal FLASH and EEPROM clock frequency has been
set by writing to the FCDIV register.
Writing to a FLASH address while FCBEF is not set. (A new command cannot be started until the
command buffer is empty.)
Writing a second time to a FLASH address before launching the previous command. (There is only
one write to FLASH for every command.)
Writing a second time to FCMD before launching the previous command. (There is only one write
to FCMD for every command.)
Writing to any FLASH control register other than FCMD after writing to a FLASH address.
Writing any command code other than the six allowed codes (0x05, 0x20, 0x25, 0x40, 0x41, or
0x47) to FCMD.
Accessing (read or write) any FLASH control register other than to write to FSTAT (to clear
FCBEF and launch the command) after writing the command to FCMD.
The MCU enters stop mode while a program or erase command is in progress. (The command is
aborted.)
Writing the byte program, burst program, sector erase or sector erase abort command code (0x20,
0x25, 0x40, or 0x47) with a background debug command while the MCU is secured. (The
background debug controller can do blank check and mass erase commands only when the MCU
is secure.)
Writing 0 to FCBEF to cancel a partial command.
Access Errors
The FCBEF flag will not set after launching the sector erase abort command.
If an attempt is made to start a new command write sequence with a sector
erase abort operation active, the FACCERR flag in the FSTAT register will
be set. A new command write sequence may be started after clearing the
ACCERR flag, if set.
The sector erase abort command should be used sparingly since a sector
erase operation that is aborted counts as a complete program/erase cycle.
MC9S08DZ128 Series Data Sheet, Rev. 1
NOTE
NOTE
Chapter 4 Memory
73

Related parts for MC9S08DZ128MLL