DK-DEV-4SGX530N Altera, DK-DEV-4SGX530N Datasheet - Page 40

no-image

DK-DEV-4SGX530N

Manufacturer Part Number
DK-DEV-4SGX530N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IV GXr
Type
FPGAr

Specifications of DK-DEV-4SGX530N

Contents
Board, Cable, Documentation, Power Supply
For Use With/related Products
Stratix® IV GX
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2714

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DK-DEV-4SGX530N
Manufacturer:
ALTERA
0
2–32
Table 2–34. PCI Express Pin Assignments, Schematic Signal Names, and Functions (Part 2 of 2)
Stratix IV GX FPGA Development Board Reference Manual
J17.B38
J17.B33
J17.B34
J17.B27
J17.B28
J17.B23
J17.B24
J17.B19
J17.B20
J17.B14
J17.B15
J17.A13
J17.A14
J17.A11
J17.B11
J17.B5
J17.B6
Board Reference
10/100/1000 Ethernet
Add-in card receive bus
Add-in card receive bus
Add-in card receive bus
Add-in card receive bus
Add-in card receive bus
Add-in card receive bus
Add-in card receive bus
Add-in card receive bus
Add-in card receive bus
Add-in card receive bus
Add-in card receive bus
Motherboard reference clock
Motherboard reference clock
Reset
Wake signal
SMB clock
SMB data
A Marvell 88E1111 PHY device is used for 10/100/1000 BASE-T Ethernet connection.
The device is an auto-negotiating Ethernet PHY with an SGMII interface to the FPGA.
The Stratix IV GX device can communicate with the LVDS interfaces at up to 1.6 Gbps,
which is faster than 1.25 Gbps for SGMII. The MAC function must be provided in the
FPGA for typical networking applications. The Marvell 88E1111 PHY uses 2.5-V and
1.1-V power rails and requires a 25-MHz reference clock driven from a dedicated
oscillator. It interfaces to an RJ-45 with internal magnetics that can be used for driving
copper lines with Ethernet traffic.
Description
Schematic Signal
PCIE_REFCLK_P
PCIE_REFCLK_N
PCIE_PERSTn
PCIE_SMBCLK
PCIE_SMBDAT
PCIE_RX_N5
PCIE_RX_P4
PCIE_RX_N4
PCIE_RX_P3
PCIE_RX_N3
PCIE_RX_P2
PCIE_RX_N2
PCIE_RX_P1
PCIE_RX_N1
PCIE_RX_P0
PCIE_RX_N0
PCIE_WAKEn
Name
I/O Standard
1.4-V PCML
LVTTL
HCSL
August 2010 Altera Corporation
Chapter 2: Board Components
Components and Interfaces
Stratix IV GX
Pin Number
Device
AG38
AG39
AR38
AR39
AU38
AU39
AN38
AN39
AC39
AE38
AE39
AJ38
AJ39
AE31
R32
P31
P32

Related parts for DK-DEV-4SGX530N