DK-DEV-4SGX530N Altera, DK-DEV-4SGX530N Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
DK-DEV-4SGX530N
Manufacturer Part Number
DK-DEV-4SGX530N
Description
KIT DEVELOPMENT STRATIX IV
Manufacturer
Altera
Series
Stratix® IV GXr
Type
FPGAr
Datasheets
1.DK-DEV-4SGX530N.pdf
(57 pages)
2.DK-DEV-4SGX530N.pdf
(84 pages)
3.DK-DEV-4SGX530N.pdf
(1 pages)
Specifications of DK-DEV-4SGX530N
Contents
Board, Cable, Documentation, Power Supply
For Use With/related Products
Stratix® IV GX
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2714
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
1–2
Stratix IV GX FPGA Development Board Reference Manual
■
■
■
■
■
■
EP4SGX230KF40 FPGA in the 1517-pin FineLine BGA Package
■
■
■
■
■
■
■
■
MAX
■
FPGA Configuration Circuitry
■
■
On-Board Clocking Circuitry
■
■
■
Memory devices
■
■
■
■
■
General User I/O
■
■
■
■
■
■
228,000 LEs
91,200 adaptive logic modules (ALMs)
17,133 Kbit on-die memory
126.5 Gbps transceivers (PMA only)
2 PCI Express hard IP blocks
8 phase locked loops (PLLs)
1288 18x18 multipliers
0.9-V core power
1.8-V core power
MAX
(FPP) configuration
On-Board USB-Blaster
50-MHz/100-MHz/125-MHz/148.5-MHz/155.52-MHz/156.25-MHz oscillator
SMA connectors for external clock input
SMA connectors for clock output
512-Mbyte DDR3 SDRAM with a 64-bit data bus (bottom port)
128-Mbyte DDR3 SDRAM with a 16-bit data bus (top port)
Two 4-Mbyte QDRII+ SRAMs with 18-bit data buses
2-Mbyte SSRAM with 36-bit data buses
64-Mbyte synchronous flash
16 user LEDs
Two-line character LCD display
One configuration done LED
One transmit/receive LED (TX/RX) per HSMC interface
Four PCI Express LEDs
Four Ethernet LEDs
®
II CPLD EPM2210 System Controller in the 256-pin FineLine BGA Package
®
II CPLD EPM2210 System Controller and Flash Fast Passive Parallel
TM
for use with the Quartus
®
II Programmer
August 2010 Altera Corporation
Board Component Blocks
Chapter 1: Overview