MCIMX53-START Freescale Semiconductor, MCIMX53-START Datasheet - Page 95

• Manufacturer Part Number: MCIMX53-START
• Description: KIT DEVELOPMENT I.MX53
• Manufacturer: Freescale Semiconductor
• Series: i.MX53r
• Type: MCUr

Specifications of MCIMX53-START

• Contents: Board
• Silicon Manufacturer: Freescale
• Core Architecture: ARM
• Core Sub-architecture: Cortex - A8
• Silicon Core Number: I.MX5
• Silicon Family Name: I.MX53
• Peak Reflow Compatible (260 C): Yes
• Rohs Compliant: Yes
• Leaded Process Compatible: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With/related Products: i.MX53
• Lead Free Status / Rohs Status: Supplier Unconfirmed

4.7.8.8
The following sections describes the types of asynchronous interfaces.
4.7.8.8.1
The IPU has four signal generator machines for asynchronous signal. Each machine generates IPU’s
internal control levels (0 or 1) by UP and DOWN that are defined in registers. Each asynchronous pin has
a dynamic connection with one of the signal generators. This connection is redefined again with a new
display access (pixel/component). The IPU can generate control signals according to system 80/68
requirements. The burst length is received as a result from predefined behavior of the internal signal
generator machines.
The access to a display is realized by the following:
Both system 80 and system 68k interfaces are supported for all described modes as depicted in
Figure
signals.
Each asynchronous access is defined by an access size parameter. This parameter can be different between
different kinds of accesses. This parameter defines a length of windows, when suitable controls of the
current access are valid. A pause between two different display accesses can be guaranteed by programing
suitable access sizes. There are no minimal/maximal hold/setup times hard defined by DI. Each control
signal can be switched at any time during access size.
Freescale Semiconductor
1
2
Chroma/Luma Delay Inequality
VIDEO PERFORMANCE IN HD MODE
Luma Frequency Response
Chroma Frequency Response
Luma Nonlinearity
Chroma Nonlinearity
Luma Signal-to-Noise Ratio
Chroma Signal-to-Noise Ratio
Guaranteed by design.
Guaranteed by characterization.
•
•
•
•
51,
CS (IPP_CS) chip select
WR (IPP_PIN_11) write strobe
RD (IPP_PIN_12) read strobe
RS (IPP_PIN_13) Register select (A0)
Figure
Asynchronous Interfaces
Standard Parallel Interfaces
Parameter
52, and
Table 59. TV Encoder Video Performance Specifications (continued)
i.MX53xA Automotive and Infotainment Applications Processors, Rev. 1
Figure
53. The timing images correspond to active-low IPP_CS, WR and RD
2
0-30 MHz
0-15 MHz,
YCbCr 422 mode
0-30 MHz
0-15 MHz
Conditions
—
—
—
–0.2
–0.2
Min
—
—
—
—
—
Typ
1.0
3.2
3.4
62
72
—
—
Electrical Characteristics
Max
0.2
0.2
—
—
—
—
—
Figure
Unit
±ns
dB
dB
dB
dB
%
%
50,
95