ATTINY84V-10PU Atmel, ATTINY84V-10PU Datasheet
ATTINY84V-10PU
Specifications of ATTINY84V-10PU
Available stocks
Related parts for ATTINY84V-10PU
ATTINY84V-10PU Summary of contents
Page 1
Features • High Performance, Low Power AVR • Advanced RISC Architecture – 120 Powerful Instructions – Most Single Clock Cycle Execution – General Purpose Working Registers – Fully Static Operation • Non-volatile Program and Data Memories – ...
Page 2
Pin Configurations Figure 1-1. Pinout ATtiny24/44/84 (PCINT8/XTAL1/CLKI) PB0 (PCINT9/XTAL2) PB1 (PCINT11/RESET/dW) PB3 (PCINT10/INT0/OC0A/CKOUT) PB2 (PCINT7/ICP/OC0B/ADC7) PA7 (PCINT6/OC1A/SDA/MOSI/ADC6) PA6 (ADC4/USCK/SCL/T1/PCINT4) PA4 (ADC3/T0/PCINT3) PA3 (ADC2/AIN1/PCINT2) PA2 (ADC1/AIN0/PCINT1) PA1 (ADC0/AREF/PCINT0) PA0 NOTE Bottom pad should be soldered to ground. DNC: Do Not ...
Page 3
Overview The ATtiny24/44/ low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny24/44/84 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to ...
Page 4
... Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. The device is manufactured ng Atmel’s high density non-volatile memory technology. The On- chip ISP Flash allows the Program memory to be re-programmed In-System through an SPI serial interface conventional non-volatile memory programmer On-chip boot code running on the AVR core ...
Page 5
Pin Descriptions 2.2.1 VCC Supply voltage. 2.2.2 GND Ground. 2.2.3 Port B (PB3...PB0) Port 4-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with ...
Page 6
... Resources A comprehensive set of development tools, drivers and application notes, and datasheets are available for download on http://www.atmel.com/avr. ATtiny24/44/84 6 8006F–AVR–02/07 ...
Page 7
About Code Examples This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all ...
Page 8
CPU Core 5.1 Overview This section discusses the AVR core architecture in general. The main function of the CPU core is to ensure correct program execution. The CPU must therefore be able to access memories, perform calculations, control peripherals, ...
Page 9
The fast-access Register File contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This allows single-cycle Arithmetic Logic Unit (ALU) operation typ- ical ALU operation, two operands are output from the Register ...
Page 10
SREG – AVR Status Register Bit 0x3F (0x5F) Read/Write Initial Value • Bit 7 – I: Global Interrupt Enable The Global Interrupt Enable bit must be set for the interrupts to be enabled. The individual inter- rupt enable control ...
Page 11
General Purpose Register File The Register File is optimized for the AVR Enhanced RISC instruction set. In order to achieve the required performance and flexibility, the following input/output schemes are supported by the Register File: • One 8-bit output ...
Page 12
Figure 5-3. X-register Y-register Z-register In the different addressing modes these address registers have functions as fixed displacement, automatic increment, and automatic decrement (see the instruction set reference for details). 5.6 Stack Pointer The Stack is mainly used for storing ...
Page 13
Instruction Execution Timing This section describes the general access timing concepts for instruction execution. The AVR CPU is driven by the CPU clock clk chip. No internal clock division is used. Figure 5-4 on page 13 by the Harvard ...
Page 14
When an interrupt occurs, the Global Interrupt Enable I-bit is cleared and all interrupts are dis- abled. The user software can write logic one to the I-bit to enable nested interrupts. All enabled interrupts can then interrupt the current interrupt ...
Page 15
When using the SEI instruction to enable interrupts, the instruction following SEI will be exe- cuted before any pending interrupts, as shown in this example. Assembly Code Example sei sleep; enter sleep, waiting for interrupt ; note: will enter sleep ...
Page 16
Memories This section describes the different memories in the ATtiny24/44/84. The AVR architecture has two main memory spaces, the Data memory and the Program memory space. In addition, the ATtiny24/44/84 features an EEPROM Memory for data storage. All three ...
Page 17
When using register indirect addressing modes with automatic pre-decrement and post-incre- ment, the address registers X, Y, and Z are decremented or incremented. The 32 general purpose working registers, 64 I/O Registers, and the 128/256/512 bytes of inter- nal data ...
Page 18
EEPROM Data Memory The ATtiny24/44/84 contains 128/256/512 bytes of data EEPROM memory organized as a separate data space, in which single bytes can be read and written. The EEPROM has an endurance of at least 100,000 write/erase ...
Page 19
Write To write a location, the user must write the address into EEAR and the data into EEDR. If the EEPMn bits are 0b10, writing the EEPE (within four cycles after EEMPE is written) will trigger the write operation ...
Page 20
Assembly Code Example EEPROM_write: ; Wait for completion of previous write sbic EECR,EEPE rjmp EEPROM_write ; Set Programming mode ldi out ; Set up address (r17) in address register out EEARL, r17 ; Write data (r16) to data register out ...
Page 21
The next code examples show assembly and C functions for reading the EEPROM. The exam- ples assume that interrupts are controlled so that no interrupts will occur during execution of these functions. Assembly Code Example EEPROM_read: C Code Example unsigned ...
Page 22
I/O Memory The I/O space definition of the ATtiny24/44/84 is shown in All ATtiny24/44/84 I/Os and peripherals are placed in the I/O space. All I/O locations may be accessed by the LD/LDS/LDD and ST/STS/STD instructions, transferring data between the ...
Page 23
Register Description 6.5.1 EEARH – EEPROM Address Register Bit 0x1F (0x3F) Read/Write Initial Value • Bits 7..1 – Res: Reserved Bits These bits are reserved bits in the ATtiny24/44/84 and will always read as zero. • Bit 0 – ...
Page 24
Bit 7 – Res: Reserved Bit This bit is reserved for future use and will always read ATtiny24/44/84. For compatibility with future AVR devices, always write this bit to zero. After reading, mask out this bit. ...
Page 25
EEPROM read. The EEPROM read access takes one instruction, and the requested data is available immediately. When the EEPROM is read, the CPU is halted for four cycles before the next instruction is executed. The user should poll the EEPE ...
Page 26
System Clock and Clock Options 7.1 Clock Systems and their Distribution Figure 7-1 on page 26 of the clocks need not be active at a given time. In order to reduce power consumption, the clocks to modules not being ...
Page 27
Clock Sources The device has the following clock source options, selectable by Flash Fuse bits as shown below. The clock from the selected source is input to the AVR clock generator, and routed to the appropriate modules. Table 7-1. ...
Page 28
Figure 7-2. The Oscillator can operate in three different modes, each optimized for a specific frequency range. The operating mode is selected by the fuses CKSEL3..1 as shown in 28. Table 7-3. CKSEL3..1 100 101 110 111 Notes: The CKSEL0 ...
Page 29
Table 7-4. CKSEL0 Notes: 7.5 Low-frequency Crystal Oscillator To use a 32.768 kHz watch crystal as the clock source for the device, the low-frequency crystal oscillator must be selected by setting CKSEL ...
Page 30
Calibrated Internal RC Oscillator By default, the Internal RC Oscillator provides an approximate 8 MHz clock. Though voltage and temperature dependent, this clock can be very accurately calibrated by the the user. See 22-1 on page 181 shipped with ...
Page 31
Figure 7-3. When this clock source is selected, start-up times are determined by the SUT Fuses as shown in Table 7-8 on page Table 7-8. SUT1.. When applying an external clock required to avoid ...
Page 32
Internal Oscillator The 128 kHz internal Oscillator is a low power Oscillator providing a clock of 128 kHz. The fre- quency is nominal at 3V and 25°C. This clock may be select as the system clock by ...
Page 33
Register Description 7.10.1 Oscillator Calibration Register – OSCCAL Bit 0x31 (0x51) Read/Write Initial Value The Oscillator Calibration Register is used to trim the Calibrated Internal RC Oscillator to remove process variations from the oscillator frequency. A pre-programmed calibration value ...
Page 34
To avoid unintentional changes of clock frequency, a special write procedure must be followed to change the CLKPS bits: 1. Write the Clock Prescaler Change Enable (CLKPCE) bit to one and all other bits in CLKPR to zero. 2. Within ...
Page 35
Power Management and Sleep Modes Sleep modes enable the application to shut down unused modules in the MCU, thereby saving power. The AVR provides various sleep modes allowing the user to tailor the power consump- tion to the application’s ...
Page 36
Analog Comparator can be powered down by setting the ACD bit in the Analog Comparator Control and Status Register – ACSR. This will reduce power consumption in Idle mode. If the ADC is enabled, a conversion starts automatically when ...
Page 37
Minimizing Power Consumption There are several issues to consider when trying to minimize the power consumption in an AVR controlled system. In general, sleep modes should be used as much as possible, and the sleep mode should be selected ...
Page 38
See the section which pins are enabled. If the input buffer is enabled and the input signal is left floating or has an ...
Page 39
PRR – Power Reduction Register Bit Read/Write Initial Value • Bits Res: Reserved Bits These bits are reserved bits in the ATtiny24/44/84 and will always read as zero. • Bit 3- PRTIM1: Power Reduction Timer/Counter1 ...
Page 40
System Control and Reset 9.0.1 Resetting the AVR During reset, all I/O Registers are set to their initial values, and the program starts execution from the Reset Vector. The instruction placed at the Reset Vector must be a RJMP ...
Page 41
Figure 9-1. BODLEVEL [1..0] 9.0.3 Power-on Reset A Power-on Reset (POR) pulse is generated by an On-chip detection circuit. The detection level is defined in ever well as to detect a failure in supply voltage. A Power-on ...
Page 42
Figure 9-3. TIME-OUT INTERNAL 9.0.4 External Reset An External Reset is generated by a low level on the RESET pin if enabled. Reset pulses longer than the minimum pulse width (see generate a reset, even if the clock is not ...
Page 43
Brown-out Detection ATtiny24/44/84 has an On-chip Brown-out Detection (BOD) circuit for monitoring the V during operation by comparing fixed trigger level. The trigger level for the BOD can be selected by the BODLEVEL Fuses. The trigger ...
Page 44
Internal Voltage Reference ATtiny24/44/84 features an internal bandgap reference. This reference is used for Brown-out Detection, and it can be used as an input to the Analog Comparator or the ADC. 9.1.1 Voltage Reference Enable Signals and Start-up Time ...
Page 45
Figure 9-7. 9.3 Timed Sequences for Changing the Configuration of the Watchdog Timer The sequence for changing configuration differs slightly between the two safety levels. Separate procedures are described for each level. 9.3.1 Safety Level 1 In this mode, the ...
Page 46
Register Description 9.4.1 MCUSR – MCU Status Register The MCU Status Register provides information on which reset source caused an MCU Reset. Bit 0x34 (0x54) Read/Write Initial Value • Bits 7..4 – Res: Reserved Bits These bits are reserved ...
Page 47
To avoid the Watchdog Reset, WDIE must be set after each interrupt. Table 9-2. WDE • Bit 4 – WDCE: Watchdog Change Enable This bit must be set when ...
Page 48
Table 9-3. WDP3 ATtiny24/44/84 48 Watchdog Timer Prescale Select Number of WDT Oscillator WDP2 WDP1 WDP0 ...
Page 49
The following code example shows one assembly and one C function for turning off the WDT. The example assumes that interrupts are controlled (e.g., by disabling interrupts globally) so that no interrupts will occur during execution of these functions. Assembly ...
Page 50
Interrupts This section describes the specifics of the interrupt handling as performed in ATtiny24/44/84. For a general explanation of the AVR interrupt handling, see page 13. 10.1 Interrupt Vectors Table 10-1. Vector No ...
Page 51
Address Labels Code 0x0000 0x0001 0x0002 0x0003 0x0004 0x0005 0x0006 0x0007 0x0008 0x0009 0x000A 0x000B 0x000C 0x000D 0x000E 0x000F 0x0010 ; 0x0011 0x0012 0x0013 0x0014 0x0015 0x0016 ... 8006F–AVR–02/07 rjmp RESET rjmp EXT_INT0 rjmp PCINT0 rjmp PCINT1 rjmp WATCHDOG rjmp ...
Page 52
External Interrupts The External Interrupts are triggered by the INT0 pin or any of the PCINT11..0 pins. Observe that, if enabled, the interrupts will trigger even if the INT0 or PCINT11..0 pins are configured as outputs. This feature provides ...
Page 53
Register Description 11.2.1 MCUCR – MCU Control Register The External Interrupt Control Register A contains control bits for interrupt sense control. Bit 0x35 (0x55) Read/Write Initial Value • Bits 1, 0 – ISC01, ISC00: Interrupt Sense Control 0 Bit ...
Page 54
Bit 4– PCIE0: Pin Change Interrupt Enable 0 When the PCIE0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), pin change interrupt 0 is enabled. Any change on any enabled PCINT7..0 pin ...
Page 55
I/O pin. If PCINT11..8 is cleared, pin change interrupt on the corresponding I/O pin is disabled. 11.2.5 PCMSK0 – Pin Change Mask Register 0 Bit 0x12 (0x32) Read/Write Initial Value • Bits 7..0 – PCINT7..0: Pin Change Enable ...
Page 56
I/O Ports 12.1 Overview All AVR ports have true Read-Modify-Write functionality when used as general digital I/O ports. This means that the direction of one port pin can be changed without unintentionally changing the direction of any other pin ...
Page 57
Note that enabling the alternate function of some of the port pins does not affect the use of the other pins in the port as general digital I/O. 12.2 Ports as General Digital I/O The ports are bi-directional I/O ports ...
Page 58
If PORTxn is written logic one when the pin is configured as an output pin, the port pin is driven high (one). If PORTxn is written logic zero when the pin is configured as an output pin, the port pin ...
Page 59
Figure 12-3. Synchronization when Reading an Externally Applied Pin value INSTRUCTIONS Consider the clock period starting shortly after the first falling edge of the system clock. The latch is closed when the clock is low, and goes transparent when the ...
Page 60
Assembly Code Example ... ; Define pull-ups and set outputs high ; ...
Page 61
Unconnected Pins If some pins are unused recommended to ensure that these pins have a defined level. Even though most of the digital inputs are disabled in the deep sleep modes as described above, float- ing inputs ...
Page 62
Figure 12-5. Alternate Port Functions Pxn PUOExn: PUOVxn: DDOExn: DDOVxn: PVOExn: PVOVxn: DIEOExn: Pxn DIGITAL INPUT-ENABLE OVERRIDE ENABLE DIEOVxn: Pxn DIGITAL INPUT-ENABLE OVERRIDE VALUE SLEEP: PTOExn: Note: Table 12-2 on page 63 indexes from signals are generated internally in the ...
Page 63
Table 12-2. Signal Name PUOE PUOV DDOE DDOV PVOE PVOV PTOE DIEOE DIEOV DI AIO The following subsections shortly describe the alternate functions for each port, and relate the overriding signals to the alternate function. Refer to the alternate function ...
Page 64
Alternate Functions of Port A The Port A pins with alternate function are shown in Table 12-3. • Port A, Bit 0 – ADC0/AREF/PCINT0 ADC0: Analog to Digital Converter, Channel 0 AREF: External Analog Reference for ADC. Pullup and ...
Page 65
Port A, Bit 1 – ADC1/AIN0/PCINT1 ADC1: Analog to Digital Converter, Channel 1 AIN0: Analog Comparator Positive Input. Configure the port pin as input with the internal pull-up switched off to avoid the digital port function from interfering with ...
Page 66
Port A, Bit 6 – ADC6/DI/SDA/OC1A/PCINT6 ADC6: Analog to Digital Converter, Channel 6 SDA: Two-wire mode Serial Interface Data. DI: Data Input in USI Three-wire mode. USI Three-wire mode does not override normal port functions, so pin must be ...
Page 67
Table 12-5. Signal Name PUOE PUOV DDOE DDOV PVOE PVOV PTOE DIEOE DIEOV DI AIO Table 12-6. Signal Name PUOE PUOV DDOE DDOV PVOE PVOV PTOE DIEOE DIEOV DI AIO 8006F–AVR–02/07 Overriding Signals for Alternate Functions in PA4..PA2 PA4/ADC4/USCK/SCL/T1/P CINT4 ...
Page 68
Alternate Functions of Port B The Port B pins with alternate function are shown in Table 12-7. • Port B, Bit 0 – XTAL1/PCINT8 XTAL1: Chip Clock Oscillator pin 1. Used for all chip clock sources except internal calibrateble ...
Page 69
Port B, Bit 3 – RESET/dW/PCINT11 RESET: External Reset input is active low and enabled by unprogramming (“1”) the RSTDISBL Fuse. Pullup is activated and output driver and digital input are deactivated when the pin is used as the ...
Page 70
Table 12-9. Signal Name PUOE PUOV DDOE DDOV PVOE PVOV PTOE DIEOE DIEOV DI AIO 1. 2. ATtiny24/44/84 70 Overriding Signals for Alternate Functions in PB1..PB0 PB1/XTAL2/PCINT9 (1) EXT_OSC 0 (1) EXT_OSC 0 (1) EXT_OSC 0 0 (1) EXT_OSC + ...
Page 71
Register Description 12.4.1 MCUCR – MCU Control Register Bit Read/Write Initial Value • Bits 7, 2– Res: Reserved Bits These bits are reserved bits in the ATtiny24/44/84 and will always read as zero. • Bit 6 – PUD: Pull-up ...
Page 72
PINB – Port BInput Pins Address Bit 0x16 (0x36) Read/Write Initial Value ATtiny24/44/ – – N/A N PINB3 PINB2 PINB1 PINB0 R/W R/W R/W ...
Page 73
Timer/Counter0 with PWM 13.1 Features • Two Independent Output Compare Units • Double Buffered Output Compare Registers • Clear Timer on Compare Match (Auto Reload) • Glitch Free, Phase Correct Pulse Width Modulator (PWM) • Variable PWM Period ...
Page 74
The Timer/Counter is inactive when no clock source is selected. The output from the Clock Select logic is referred to as the timer clock (clk The double buffered Output Compare Registers (OCR0A and ...
Page 75
Signal description (internal signals): count direction clear clk top bottom Depending of the mode of operation used, the counter is cleared, incremented, or decremented at each timer clock (clk selected by the Clock Select bits (CS02:0). When no clock source ...
Page 76
Figure 13-3. Output Compare Unit, Block Diagram The OCR0x Registers are double buffered when using any of the Pulse Width Modulation (PWM) modes. For the normal and Clear Timer on Compare (CTC) modes of operation, the dou- ble buffering is ...
Page 77
Similarly, do not write the TCNT0 value equal to BOTTOM when the counter is down-counting. The setup of the OC0x should be performed before setting the Data Direction Register for the port pin to output. The easiest way of ...
Page 78
Compare Output Mode and Waveform Generation The Waveform Generator uses the COM0x1:0 bits differently in Normal, CTC, and PWM modes. For all modes, setting the COM0x1 tells the Waveform Generator that no action on the OC0x Register ...
Page 79
Figure 13-5. CTC Mode, Timing Diagram TCNTn OCn (Toggle) Period An interrupt can be generated each time the counter value reaches the TOP value by using the OCF0A Flag. If the interrupt is enabled, the interrupt handler routine can be ...
Page 80
PWM mode is shown in shown as a histogram for illustrating the single-slope operation. The diagram includes non- inverted and inverted PWM outputs. The small horizontal line marks on the TCNT0 slopes repre- sent Compare Matches between OCR0x and TCNT0. ...
Page 81
OC0A toggle in CTC mode, except the double buffer feature of the Output Compare unit is enabled in the fast PWM mode. 13.7.4 Phase Correct PWM Mode The phase correct PWM mode (WGM02 ...
Page 82
OC0A pin to toggle on Compare Matches if the WGM02 bit is set. This option is not available for the OC0B pin (See visible on the port pin if the data direction for the port pin is ...
Page 83
Figure 13-9. Timer/Counter Timing Diagram, with Prescaler (f clk clk (clk TCNTn TOVn Figure 13-10 on page 83 except CTC mode and PWM mode, where OCR0A is TOP. Figure 13-10. Timer/Counter Timing Diagram, Setting of OCF0x, with Prescaler (f clk ...
Page 84
Register Description 13.9.1 TCCR0A – Timer/Counter Control Register A Bit 0x30 (0x50) Read/Write Initial Value • Bits 7:6 – COM0A1:0: Compare Match Output A Mode These bits control the Output Compare pin (OC0A) behavior. If one or both of ...
Page 85
Table 13-4 on page 85 phase correct PWM mode. Table 13-4. COM0A1 Note: • Bits 5:4 – COM0B1:0: Compare Match Output B Mode These bits control the Output Compare pin (OC0B) behavior. If one or both ...
Page 86
Note: Table 13-7 rect PWM mode. Table 13-7. COM0B1 Note: • Bits 3, 2 – Res: Reserved Bits These bits are reserved bits in the ATtiny24/44/84 and will always read as zero. • Bits 1:0 – ...
Page 87
TCCR0B – Timer/Counter Control Register B Bit 0x33 (0x53) Read/Write Initial Value • Bit 7 – FOC0A: Force Output Compare A The FOC0A bit is only active when the WGM bits specify a non-PWM mode. However, for ensuring compatibility ...
Page 88
Table 13-9. CS02 external pin modes are used for the Timer/Counter0, transitions on the T0 pin will clock the counter even if the pin is configured as an output. This feature ...
Page 89
TIMSK0 – Timer/Counter 0 Interrupt Mask Register Bit 0x39 (0x59) Read/Write Initial Value • Bits 7..3 – Res: Reserved Bits These bits are reserved bits in the ATtiny24/44/84 and will always read as zero. • Bit 2– OCIE0B: Timer/Counter ...
Page 90
Bit 0– TOV0: Timer/Counter0 Overflow Flag The bit TOV0 is set when an overflow occurs in Timer/Counter0. TOV0 is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, TOV0 is cleared by writing a logic one to ...
Page 91
Timer/Counter1 14.1 Features • True 16-bit Design (i.e., Allows 16-bit PWM) • Two independent Output Compare Units • Double Buffered Output Compare Registers • One Input Capture Unit • Input Capture Noise Canceler • Clear Timer on Compare ...
Page 92
Figure 14-1. 16-bit Timer/Counter Block Diagram Note: 14.2.1 Registers The Timer/Counter (TCNT1), Output Compare Registers (OCR1A/B), and Input Capture Regis- ter (ICR1) are all 16-bit registers. Special procedures must be followed when accessing the 16- bit registers. These procedures are ...
Page 93
The Input Capture Register can capture the Timer/Counter value at a given external (edge trig- gered) event on either the Input Capture pin (ICP1 the Analog Comparator pins (See ”Analog Comparator” on page Canceler) for reducing the chance ...
Page 94
Accessing 16-bit Registers The TCNT1, OCR1A/B, and ICR1 are 16-bit registers that can be accessed by the AVR CPU via the 8-bit data bus. The 16-bit register must be byte accessed using two read or write operations. Each 16-bit ...
Page 95
The following code examples show how atomic read of the TCNT1 Register contents. Reading any of ...
Page 96
The following code examples show how atomic write of the TCNT1 Register contents. Writing any of the OCR1A/B or ICR1 Registers can be done by using the same principle. Assembly Code Example TIM16_WriteTCNT1: ; Save global interrupt ...
Page 97
Counter Unit The main part of the 16-bit Timer/Counter is the programmable 16-bit bi-directional counter unit. Figure 14-2 on page 97 Figure 14-2. Counter Unit Block Diagram Signal description (internal signals): Count Direction Clear clk TOP BOTTOM The 16-bit ...
Page 98
The Timer/Counter Overflow Flag (TOV1) is set according to the mode of operation selected by the WGM13:0 bits. TOV1 can be used for generating a CPU interrupt. 14.6 Input Capture Unit The Timer/Counter incorporates an Input Capture unit that can ...
Page 99
TOP value can be written to the ICR1 Register. When writing the ICR1 Register the high byte must be written to the ICR1H I/O location before the low byte is written ...
Page 100
I/O bit location). For measuring frequency only, the clearing of the ICF1 flag is not required (if an interrupt handler is used). 14.7 Output Compare Units The 16-bit comparator continuously compares ...
Page 101
PWM pulses, thereby making the out- put glitch-free. The OCR1x Register access may seem complex, but this is not case. When the double buffering is enabled, the CPU has access to the OCR1x Buffer ...
Page 102
Compare Match Output Unit The Compare Output mode (COM1x1:0) bits have two functions. The Waveform Generator uses the COM1x1:0 bits for defining the Output Compare (OC1x) state at the next compare match. Secondly the COM1x1:0 bits control the OC1x ...
Page 103
Compare Output Mode and Waveform Generation The Waveform Generator uses the COM1x1:0 bits differently in normal, CTC, and PWM modes. For all modes, setting the COM1x1 tells the Waveform Generator that no action on the OC1x Register ...
Page 104
The timing diagram for the CTC mode is shown in (TCNT1) increases until a compare match occurs with either OCR1A or ICR1, and then counter (TCNT1) is cleared. Figure 14-6. CTC Mode, Timing Diagram TCNTn OCnA (Toggle) Period An interrupt ...
Page 105
PWM modes that use dual-slope operation. This high frequency makes the fast PWM mode well suited for power regulation, rectification, and DAC applications. High frequency allows physically small sized external components (coils, capaci- tors), ...
Page 106
ICR1 value written is lower than the current value of TCNT1. The result will then be that the counter will ...
Page 107
The PWM resolution for the phase correct PWM mode can be fixed to 8-, 9-, or 10-bit, or defined by either ICR1 or OCR1A. The minimum resolution allowed is 2-bit (ICR1 or OCR1A set to 0x0003), and the maximum resolution ...
Page 108
The reason for this can be found in the time of update of the OCR1x Register. Since the OCR1x update occurs at TOP, the PWM period starts and ends at TOP. This implies that the ...
Page 109
OCR1A set to MAX). The PWM resolution in bits can be calculated using the following equation: In phase and frequency correct PWM mode the counter is incremented until the counter value matches either ...
Page 110
Using the ICR1 Register for defining TOP works well when using fixed TOP values. By using ICR1, the OCR1A Register is free to be used for generating a PWM output on OC1A. However, if the base PWM frequency is actively ...
Page 111
Figure 14-11. Timer/Counter Timing Diagram, Setting of OCF1x, with Prescaler (f Figure 14-12 on page 111 using phase and frequency correct PWM mode the OCR1x Register is updated at BOTTOM. The timing diagrams will be the same, but TOP should ...
Page 112
Figure 14-13. Timer/Counter Timing Diagram, with Prescaler (f and ICF n ATtiny24/44/84 112 clk I/O clk Tn (clk /8) I/O TCNTn TOP - 1 (CTC and FPWM) TCNTn TOP - 1 (PC and PFC PWM) TOVn (FPWM) (if used as ...
Page 113
Register Description 14.11.1 TCCR1A – Timer/Counter1 Control Register A Bit 0x2F (0x4F) Read/Write Initial Value • Bit 7:6 – COM1A1:0: Compare Output Mode for Channel A • Bit 5:4 – COM1B1:0: Compare Output Mode for Channel B The COM1A1:0 ...
Page 114
Table 14-3 correct or the phase and frequency correct, PWM mode. Table 14-3. COM1A1/COM1B1 Note: • Bit 1:0 – WGM11:0: Waveform Generation Mode Combined with the WGM13:2 bits found in the TCCR1B Register, these bits control the counting sequence of ...
Page 115
Table 14-4. Waveform Generation Mode Bit Description WGM12 WGM11 Mode WGM13 (CTC1) (PWM11 ...
Page 116
When the ICR1 is used as TOP value (see description of the WGM13:0 bits located in the TCCR1A and the TCCR1B Register), the ICP1 is disconnected and consequently the Input Cap- ture function is disabled. • Bit 5 – Reserved ...
Page 117
A FOC1A/FOC1B strobe will not generate any interrupt nor will it clear the timer in Clear Timer on Compare match (CTC) mode using OCR1A as TOP. The FOC1A/FOC1B bits are always read as zero. • Bit 5..0 – Reserved Bit ...
Page 118
ICR1H and ICR1L – Input Capture Register 1 Bit 0x25 (0x45) 0x24 (0x44) Read/Write Initial Value The Input Capture is updated with the counter (TCNT1) value each time an event occurs on the ICP1 pin (or optionally on the ...
Page 119
TIFR1 – Timer/Counter Interrupt Flag Register 1 Bit 0x0B (0x2B) Read/Write Initial Value • Bit 7,6,4,3 – Reserved Bit This bit is reserved for future use. For ensuring compatibility with future devices, this bit must be written to zero ...
Page 120
Timer/Counter Prescaler Timer/Counter 0, and 1 share the same prescaler module, but the Timer/Counters can have dif- ferent prescaler settings. The description below applies to all Timer/Counters used as a general name The ...
Page 121
However, due to variation of the system clock frequency and duty cycle caused by Oscillator source ...
Page 122
USI – Universal Serial Interface 16.1 Features • Two-wire Synchronous Data Transfer (Master or Slave) • Three-wire Synchronous Data Transfer (Master or Slave) • Data Received Interrupt • Wakeup from Idle Mode • In Two-wire Mode: Wake-up from All ...
Page 123
The 4-bit counter can be both read and written via the data bus, and can generate an overflow interrupt. Both the Serial Register and the counter are clocked simultaneously by the same clock source. This allows the counter to count ...
Page 124
Figure 16-3. Three-wire Mode, Timing Diagram CYCLE USCK USCK The Three-wire mode timing is shown in USCK cycle reference. One bit is shifted into the USI Shift Register (USIDR) for each of these cycles. The USCK timing is shown for ...
Page 125
SPI Master Operation Example The following code demonstrates how to use the USI module as a SPI Master: SPITransfer: SPITransfer_loop: The code is size optimized using only eight instructions (+ ret). The code example assumes that the DO and ...
Page 126
SPI Slave Operation Example The following code demonstrates how to use the USI module as a SPI Slave: init: ... SlaveSPITransfer: SlaveSPITransfer_loop: The code is size optimized using only eight instructions (+ ret). The code example assumes that ...
Page 127
Two-wire Mode The USI Two-wire mode is compliant to the Inter IC (TWI) bus protocol, but without slew rate lim- iting on outputs and input noise filtering. Pin names used by this mode are SCL and SDA. Figure 16-4. ...
Page 128
Figure 16-5. Two-wire Mode, Typical Timing Diagram SDA SCL Referring to the timing diagram steps: 1. The a start condition is generated by the Master by forcing the SDA low line while the SCL line is high (A). SDA can ...
Page 129
Start Condition Detector The start condition detector is shown in the range 300 ns) to ensure valid sampling of the SCL line. The start condition detector is only enabled in Two-wire mode. The start condition detector ...
Page 130
Register Descriptions 16.5.1 USIBR – USI Data Buffer Bit 0x10 (0x30) Read/Write Initial Value 16.5.2 USIDR – USI Data Register Bit 0x0F (0x2F) Read/Write Initial Value The USI uses no buffering of the Serial Register, i.e., when accessing the ...
Page 131
An interrupt will be generated when the flag is set while the USISIE bit in USICR and the Global Interrupt Enable Flag are set. The flag will only be cleared by writing a logical one to the USISIF bit. Clearing ...
Page 132
See the USISIF bit description in ther details. • Bit 6 – USIOIE: Counter Overflow Interrupt Enable Setting this bit to one enables the Counter Overflow interrupt. If there is a pending interrupt when the USIOIE and the Global ...
Page 133
Bit 3..2 – USICS1..0: Clock Source Select These bits set the clock source for the Shift Register and counter. The data output latch ensures that the output is changed at the opposite edge of the sampling of the data ...
Page 134
Analog Comparator The Analog Comparator compares the input values on the positive pin AIN0 and negative pin AIN1. When the voltage on the positive pin AIN0 is higher than the voltage on the negative pin AIN1, the Analog Comparator ...
Page 135
Table 17-1. ACME 8006F–AVR–02/07 Analog Comparator Multiplexed Input ADEN MUX4..0 Analog Comparator Negative Input x xx AIN1 1 xx AIN1 0 00000 ADC0 0 00001 ADC1 0 00010 ADC2 0 ...
Page 136
Register Description 17.2.1 ADCSRB – ADC Control and Status Register B Bit 0x03 (0x23) Read/Write Initial Value • Bit 6 – ACME: Analog Comparator Multiplexer Enable When this bit is written logic one and the ADC is switched off ...
Page 137
Bit 2 – ACIC: Analog Comparator Input Capture Enable When written logic one, this bit enables the input capture function in Timer/Counter1 to be trig- gered by the Analog Comparator. The comparator output is in this case directly connected ...
Page 138
Analog to Digital Converter 18.1 Features • 10-bit Resolution • 1.0 LSB Integral Non-linearity • ± 2 LSB Absolute Accuracy • 260 µs Conversion Time • kSPS at Maximum Resolution • Eight Multiplexed Single ...
Page 139
Figure 18-1. Analog to Digital Converter Block Schematic ADC7 ADC6 ADC5 ADC4 ADC3 ADC2 ADC1 ADC0 18.3 ADC Operation The ADC converts an analog input voltage to a 10-bit digital value through successive approxi- mation. The minimum value represents GND ...
Page 140
MUX0 bit in ADMUX. This amplified value then becomes the analog input to the ADC. If sin- gle ended channels are used, the gain amplifier is bypassed altogether. The offset of the differential channels can be measure by selecting ...
Page 141
Figure 18-2. ADC Auto Trigger Logic Using the ADC Interrupt Flag as a trigger source makes the ADC start a new conversion as soon as the ongoing conversion has finished. The ADC then operates in Free Running mode, con- stantly ...
Page 142
The prescaler starts counting from the moment the ADC is switched on by setting the ADEN bit in ADCSRA. The prescaler keeps running for as long as the ADEN bit is set, and is continuously reset when ADEN is low. ...
Page 143
Figure 18-6. ADC Timing Diagram, Auto Triggered Conversion Cycle Number ADC Clock Trigger Source ADATE ADIF ADCH ADCL Figure 18-7. ADC Timing Diagram, Free Running Conversion Table 18-1. Condition First conversion Normal conversions Auto Triggered conversions 8006F–AVR–02/ ...
Page 144
Changing Channel or Reference Selection The MUX5:0 and REFS1:0 bits in the ADMUX Register are single buffered through a temporary register to which the CPU has random access. This ensures that the channels and reference selection only takes place ...
Page 145
ADC Noise Canceler The ADC features a noise canceler that enables conversion during sleep mode to reduce noise induced from the CPU core and other I/O peripherals. The noise canceler can be used with ADC Noise Reduction and Idle ...
Page 146
Analog Noise Canceling Techniques Digital circuitry inside and outside the device generates EMI which might affect the accuracy of analog measurements. If conversion accuracy is critical, the noise level can be reduced by applying the following techniques: a. Keep ...
Page 147
Figure 18-10. Gain Error • Integral Non-linearity (INL): After adjusting for offset and gain error, the INL is the maximum deviation of an actual transition compared to an ideal transition for any code. Ideal value: 0 LSB. Figure 18-11. Integral ...
Page 148
Figure 18-12. Differential Non-linearity (DNL) • Quantization Error: Due to the quantization of the input voltage into a finite number of codes, a range of input voltages (1 LSB wide) will code to the same value. Always ± 0.5 LSB. ...
Page 149
The result is presented in one-sided form, from 0x000 (0d) through 0x3FF (+1023d). The GAIN is either 1x or 20x. 18.8.3 Bipolar Differential Conversion ...
Page 150
Register Description 18.10.1 ADMUX – ADC Multiplexer Selection Register Bit 0x07 (0x27) Read/Write Initial Value • Bit 7:6 – REFS1:REFS0: Reference Selection Bits These bits select the voltage reference for the ADC, as shown in these bits are changed ...
Page 151
Table 18-4. Notes: See Table 18-5 on page 152 well as selections of offset calibration channels. MUX0 bit works as a gain selection bit for differ- ential channels shown in selected and when it is set (‘1’) 20x gain is ...
Page 152
Table 18-5. Positive Differential ADC0 (PA0) ADC1 (PA1) ADC2 (PA2) ADC3 (PA3) ADC4 (PA4 ADC5 (PA5) ADC6 (PA6) ADC7 (PA7) 1. ATtiny24/44/84 152 Differential Input channel Selections. Negative Differential Input Input (1) ADC0 (PA0) ADC1 (PA1) ADC3 (PA3) ADC0 (PA0) ...
Page 153
ADCSRA – ADC Control and Status Register A Bit 0x06 (0x26) Read/Write Initial Value • Bit 7 – ADEN: ADC Enable Writing this bit to one enables the ADC. By writing it to zero, the ADC is turned off. ...
Page 154
Table 18-6. ADPS2 18.10.3 ADCL and ADCH – ADC Data Register 18.10.3.1 ADLAR = 0 Bit 0x05 (0x25) 0x04 (0x24) Read/Write Initial Value 18.10.3.2 ADLAR = 1 Bit 0x05 (0x25) 0x04 (0x24) Read/Write Initial Value When an ADC conversion is ...
Page 155
ADCSRB – ADC Control and Status Register B Bit 0x03 (0x23) Read/Write Initial Value • Bits 7 – BIN: Bipolar Input Mode The gain stage is working in the unipolar mode as default, but the bipolar mode can be ...
Page 156
Table 18-7. ADTS2 18.10.5 DIDR0 – Digital Input Disable Register 0 Bit 0x01 (0x21) Read/Write Initial Value • Bits 7..0 – ADC7D..ADC0D: ADC7..0 Digital Input Disable When this bit is written logic one, the digital input buffer on the corresponding ...
Page 157
On-chip Debug System 19.1 Features • Complete Program Flow Control • Emulates All On-chip Functions, Both Digital and Analog , except RESET Pin • Real-time Operation • Symbolic Debugging Support (Both at C and Assembler Source Level, or ...
Page 158
When designing a system where debugWIRE will be used, the following observations must be made for correct operation: • Pull-Up resistor on the dW/(RESET) line must be in the range of 10k to 20 kΩ. However, the pull-up resistor is ...
Page 159
Self-Programming the Flash The device provides a Self-Programming mechanism for downloading and uploading program code by the MCU itself. The Self-Programming can use any available data interface and associ- ated protocol to read code and write (program) that code ...
Page 160
Performing a Page Write To execute Page Write, set up the address in the Z-pointer, write “00000101” to SPMCSR and execute SPM within four clock cycles after writing SPMCSR. The data in R1 and R0 is ignored. The page ...
Page 161
EEPROM Write Prevents Writing to SPMCSR Note that an EEPROM write operation will block all software programming to Flash. Reading the Fuses and Lock bits from software will also be prevented during the EEPROM write operation recommended ...
Page 162
Flash corruption can easily be avoided by following these design recommendations (one is sufficient): 1. Keep the AVR RESET active (low) during periods of insufficient power supply voltage. This can be done by enabling the internal Brown-out Detector (BOD) if ...
Page 163
Page Write SPM instruction is executed within four clock cycles. The CPU is halted during the entire Page Write operation. • Bit 1 – PGERS: Page Erase If this bit is ...
Page 164
Memory Programming This section describes the different methods for Programming the ATtiny24/44/84 memories. 21.1 Program And Data Memory Lock Bits The ATtiny24/44/84 provides two Lock bits which can be left unprogrammed (“1”) or can be pro- grammed (“0”) to ...
Page 165
Fuse Bytes The ATtiny24/44/84 has three Fuse bytes. describe briefly the functionality of all the fuses and how they are mapped into the Fuse bytes. Note that the fuses are read as logical zero, “0”, if they are programmed.. ...
Page 166
... Signature Bytes All Atmel microcontrollers have a three-byte signature code which identifies the device. This code can be read in both serial and High-voltage Programming mode, also when the device is locked. The three bytes reside in a separate address space. For the ATtiny24/44/84 the signa- ture bytes are given in Table 21-6 ...
Page 167
Page Size Table 21-7. Device ATtiny24 ATtiny44 ATtiny84 Table 21-8. Device ATtiny24 ATtiny44 ATtiny84 8006F–AVR–02/07 No. of Words in a Page and No. of Pages in the Flash Flash Size Page Size PCWORD 1K words 16 words PC[3:0] (2K ...
Page 168
Serial Downloading Both the Flash and EEPROM memory arrays can be programmed using the serial SPI bus while RESET is pulled to GND. The serial interface consists of pins SCK, MOSI (input) and MISO (out- put). After RESET is ...
Page 169
Serial Programming Algorithm When writing serial data to the ATtiny24/44/84, data is clocked on the rising edge of SCK. When reading data from the ATtiny24/44/84, data is clocked on the falling edge of SCK. See Figure 22-3 To program ...
Page 170
Table 21-10. Minimum Wait Delay Before Writing the Next Flash or EEPROM Location Symbol t WD_FLASH t WD_EEPROM t WD_ERASE t WD_FUSE 21.6.2 Serial Programming Instruction set Table 21-11 on page 170 Table 21-11. Serial Programming Instruction Set (1) Instruction/Operation ...
Page 171
... Refer to the correspondig section for Fuse and Lock bits, Calibration and Signature bytes and Page size. 6. Instructions accessing program memory use a word address. This address may be random within the page range. 7. See htt://www.atmel.com/avr for Application Notes regarding programming and programmers. If the LSB in RDY/BSY data byte out is ‘1’, a programming operation is still pending. Wait until this bit returns ‘ ...
Page 172
High-voltage Serial Programming This section describes how to program and verify Flash Program memory, EEPROM Data mem- ory, Lock bits and Fuse bits in the ATtiny24/44/84. Figure 21-3. High-voltage Serial Programming Table 21-12. Pin Name Mapping Signal Name in ...
Page 173
High-voltage Serial Programming Algorithm To program and verify the ATtiny24/44/84 in the High-voltage Serial Programming mode, the fol- lowing sequence is recommended (See instruction formats in 21.8.1 Enter High-voltage Serial Programming Mode The following algorithm puts the device in ...
Page 174
Programming the Flash The Flash is organized in pages, see the program data is latched into a page buffer. This allows one page of program data to be pro- grammed simultaneously. The following procedure describes how to program the ...
Page 175
Programming the EEPROM The EEPROM is organized in pages, see EEPROM, the data is latched into a page buffer. This allows one page of data to be pro- grammed simultaneously. The programming algorithm for the EEPROM Data memory is ...
Page 176
Table 21-15. High-voltage Serial Programming Instruction Set for ATtiny24/44/84 Instruction Instr.1/5 SDI 0_1000_0000_00 Chip Erase SII 0_0100_1100_00 SDO x_xxxx_xxxx_xx SDI 0_0001_0000_00 Load “Write Flash” SII 0_0100_1100_00 Command SDO x_xxxx_xxxx_xx SDI 0_ bbbb_bbbb _00 SII 0_0000_1100_00 SDO x_xxxx_xxxx_xx Load Flash Page ...
Page 177
Table 21-15. High-voltage Serial Programming Instruction Set for ATtiny24/44/84 (Continued) Instruction Instr.1/5 SDI 0_bbbb_bbbb_00 SII 0_0000_1100_00 Write SDO x_xxxx_xxxx_xx EEPROM SDI 0_0000_0000_00 Byte SII 0_0110_0100_00 SDO x_xxxx_xxxx_xx SDI 0_0000_0011_00 Load “Read EEPROM” SII 0_0100_1100_00 Command SDO x_xxxx_xxxx_xx SDI 0_bbbb_bbbb_00 Read ...
Page 178
Note address high bits address low bits data in high bits data in low bits data out high bits data out low bits don’t care, 1 ...
Page 179
Electrical Characteristics 22.1 Absolute Maximum Ratings* Operating Temperature.................................. -55°C to +125°C Storage Temperature ..................................... -65°C to +150°C Voltage on any Pin except RESET with respect to Ground ................................-1. Voltage on RESET with respect to Ground......-1.0V to +13.0V ...
Page 180
DC Characteristics T = -20°C to 85° Symbol Parameter Power Supply Current I CC Power-down mode Analog Comparator Input I ACLK Leakage Current Notes: 1. All DC Characteristics contained in this data sheet are based on simulation and ...
Page 181
Clock Characterizations 22.3.1 Calibrated Internal RC Oscillator Accuracy Table 22-1. Calibration Accuracy of Internal RC Oscillator Frequency Factory 8.0 MHz Calibration User 7.3 - 8.1 MHz Calibration Notes: 1. Voltage range for ATtiny24V/44V/84V. 2. Voltage range for ATtiny24/44/84. 22.3.2 ...
Page 182
System and Reset Characterizations Table 22-3. Symbol V POT V RST t RST V HYST t BOD Note: Table 22-4. BODLEVEL [2..0] Fuses Note: ATtiny24/44/84 182 Reset, Brown-out, and Internal Voltage Characteristics Parameter ...
Page 183
ADC Characteristics – Preliminary Data Table 22-5. ADC Characteristics Symbol Parameter Resolution Absolute accuracy (Including INL, DNL, quantization error, gain and offset error) Integral Non-linearity (INL) Differential Non-linearity (DNL) Gain Error Offset Error Conversion Time Clock Frequency V Input ...
Page 184
Table 22-6. ADC Characteristics, Differential Channels, T Symbol Parameter Resolution Absolute Accuracy Integral Non-Linearity (INL) (Accuracy after Calibration for Offset and Gain Error) Gain Error Offset Error Clock Frequency Conversion Time V Reference Voltage REF V Input Voltage IN V ...
Page 185
Serial Programming Characteristics Figure 22-3. Serial Programming Timing Figure 22-4. Serial Programming Waveforms SERIAL DATA OUTPUT SERIAL CLOCK INPUT Table 22-7. Symbol 1/t CLCL t CLCL 1/t CLCL t CLCL t SHSL t SLSH t OVSH t SHOX t ...
Page 186
High-voltage Serial Programming Characteristics Figure 22-5. High-voltage Serial Programming Timing Table 22-8. Symbol t SHSL t SLSH t IVSH t SHIX t SHOV t WLWH_PFB ATtiny24/44/84 186 SDI (PB0), SII (PB1) t IVSH SCI (PB3) SDO (PB2) High-voltage Serial ...
Page 187
Typical Characteristics – Preliminary Data The data contained in this section is largely based on simulations and characterization of similar devices in the same process and design methods. Thus, the data should be treated as indica- tions of how ...
Page 188
Figure 23-2. Active Supply Current vs. frequency ( MHz) Figure 23-3. Active Supply Current vs. V ATtiny24/44/84 188 ACTIVE SUPPLY CURRENT vs. FREQUENCY MHz 1. ...
Page 189
Figure 23-4. Active Supply Current vs. V Figure 23-5. Active Supply Current vs. V 8006F–AVR–02/07 CC ACTIVE SUPPLY CURRENT vs. V INTERNAL RC OSCILLATOR, 1 MHz 1.6 1.4 1.2 1 0.8 0.6 0.4 0.2 0 1 ...
Page 190
Idle Supply Current Figure 23-6. Idle Supply Current vs. Low Frequency (0.1 - 1.0 MHz) Figure 23-7. Idle Supply Current vs. Frequency ( MHz) ATtiny24/44/84 190 IDLE SUPPLY CURRENT vs. LOW FREQUENCY 0.1 - 1.0 MHz 0.3 ...
Page 191
Figure 23-8. Idle Supply Current vs. V Figure 23-9. Idle Supply Current vs. V 8006F–AVR–02/07 (Internal RC Oscillator, 8 MHz) CC IDLE SUPPLY CURRENT vs. V INTERNAL RC OSCILLATOR, 8 MHz 2 1.8 1.6 1.4 1.2 1 0.8 0.6 0.4 ...
Page 192
Figure 23-10. Idle Supply Current vs. V ATtiny24/44/84 192 (Internal RC Oscillator, 128 MHz) CC IDLE SUPPLY CURRENT vs. V INTERNAL RC OSCILLATOR, 128 kHz 0.16 0.14 0.12 0.1 0.08 0.06 0.04 0.02 0 1 3.5 ...
Page 193
Supply Current of IO modules The tables and formulas below can be used to calculate the additional current consumption for the different I/O modules in Active and Idle mode. The enabling or disabling of the I/O modules are controlled ...
Page 194
Power-down Supply Current Figure 23-11. Power-down Supply Current vs. V Figure 23-12. Power-down Supply Current vs. V ATtiny24/44/84 194 POWER-DOWN SUPPLY CURRENT vs. V WATCHDOG TIMER DISABLED 2 1.8 1.6 1.4 1.2 1 0.8 0.6 0.4 0.2 0 1.5 ...
Page 195
Standby Supply Current Figure 23-13. Standby Supply Current vs. V 23.6 Pin Pull-up Figure 23-14. I/O pin Pull-up Resistor Current vs. Input Voltage (V 8006F–AVR–02/07 Disabled) STANDBY SUPPLY CURRENT vs MHz EXTERNAL CRYSTAL, WATCHDOG TIMER DISABLED 0.14 ...
Page 196
Figure 23-15. I/O Pin Pull-up Resistor Current vs. input Voltage (V Figure 23-16. I/O pin Pull-up Resistor Current vs. Input Voltage (V ATtiny24/44/84 196 I/O PIN PULL-UP RESISTOR CURRENT vs. INPUT VOLTAGE ...
Page 197
Figure 23-17. Reset Pull-up Resistor Current vs. Reset Pin Voltage (V Figure 23-18. Reset Pull-up Resistor Current vs. Reset Pin Voltage (V 8006F–AVR–02/07 RESET PULL-UP RESISTOR CURRENT vs. RESET PIN VOLTAGE ...
Page 198
Figure 23-19. Reset Pull-up Resistor Current vs. Reset Pin Voltage (V 23.7 Pin Driver Strength Figure 23-20. I/O Pin Output Voltage vs. Sink Current (V ATtiny24/44/84 198 RESET PULL-UP RESISTOR CURRENT vs. RESET PIN VOLTAGE V 120 100 80 60 ...
Page 199
Figure 23-21. I/O pin Output Voltage vs. Sink Current (V Figure 23-22. I/O Pin Output Voltage vs. Source Current (V 8006F–AVR–02/07 I/O PIN OUTPUT VOLTAGE vs. SINK CURRENT 0.7 0.6 0.5 0.4 0.3 0.2 0 I/O ...
Page 200
Figure 23-23. I/O Pin output Voltage vs. Source Current (V 23.8 Pin Threshold and Hysteresis Figure 23-24. I/O Pin Input Threshold Voltage vs. V ATtiny24/44/84 200 I/O PIN OUTPUT VOLTAGE vs. SOURCE CURRENT V 5.1 5 4.9 4.8 4.7 4.6 ...