CY7C65113C-SXCT Cypress Semiconductor Corp, CY7C65113C-SXCT Datasheet - Page 6

• Manufacturer Part Number: CY7C65113C-SXCT
• Description: IC,MICROCONTROLLER,8-BIT,CMOS,SOP,28PIN,PLASTIC
• Manufacturer: Cypress Semiconductor Corp

Specifications of CY7C65113C-SXCT

• Applications: USB Hub/Microcontroller
• Core Processor: M8
• Program Memory Type: OTP (8 kB)
• Controller Series: USB Hub
• Ram Size: 256 x 8
• Interface: I²C, USB
• Number Of I /o: 11
• Voltage - Supply: 4 V ~ 5.5 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 28-SOIC (7.5mm Width)
• Processor Series: CY7C65xx
• Core: M8
• Data Bus Width: 16 bit
• Program Memory Size: 8 KB
• Data Ram Size: 256 B
• Interface Type: I2C
• Maximum Clock Frequency: 12 MHz
• Number Of Programmable I/os: 11
• Number Of Timers: 1
• Maximum Operating Temperature: + 70 C
• Mounting Style: SMD/SMT
• Development Tools By Supplier: CY3654, CY3654-P03
• Minimum Operating Temperature: 0 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: CY3649 - PROGRAMMER HI-LO USB M8428-1339 - KIT LOW SPEED PERSONALITY BOARD
• Lead Free Status / Rohs Status: Details

I/O Register Summary
I/O registers are accessed via the I/O Read (IORD) and I/O Write
(IOWR, IOWX) instructions. IORD reads data from the selected
port into the accumulator. IOWR performs the reverse; it writes
data from the accumulator to the selected port. Indexed I/O Write
(IOWX) adds the contents of X to the address in the instruction
to form the port address and writes data from the accumulator to
Table 2. I/O Register Summary
Document #: 38-08002 Rev. *F
Port 0 Data
Port 1 Data
Port 0 Interrupt Enable
Port 1 Interrupt Enable
GPIO Configuration
I
USB Device Address A
EP A0 Counter Register
EP A0 Mode Register
EP A1 Counter Register
EP A1 Mode Register
EP A2 Counter Register
EP A2 Mode Register
USB Status & Control
Global Interrupt Enable
Endpoint Interrupt Enable
Interrupt Vector
Timer (LSB)
Timer (MSB)
WDR Clear
I
I
Reserved
Reserved
Reserved
Reserved
USB Device Address B
EP B0 Counter Register
EP B0 Mode Register
EP B1 Counter Register
EP B1 Mode Register
Hub Port Connect Status
Hub Port Enable
2
2
2
C Configuration
C Control & Status
C Data
Register Name
I/O Address
0x38-0x3F
0x1F
0x23
0x00
0x01
0x04
0x05
0x08
0x09
0x10
0x11
0x12
0x13
0x14
0x15
0x16
0x20
0x21
0x24
0x25
0x26
0x28
0x29
0x30
0x31
0x32
0x40
0x41
0x42
0x43
0x44
0x48
0x49
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
W
W
W
R
R
R
GPIO Port 0 Data
GPIO Port 1 Data
Interrupt Enable for Pins in Port 0
Interrupt Enable for Pins in Port 1
GPIO Port Configurations
I
USB Device Address A
USB Address A, Endpoint 0 Counter
USB Address A, Endpoint 0 Configuration
USB Address A, Endpoint 1 Counter
USB Address A, Endpoint 1 Configuration
USB Address A, Endpoint 2 Counter
USB Address A, Endpoint 2 Configuration
USB Upstream Port Traffic Status and Control
Global Interrupt Enable
USB Endpoint Interrupt Enables
Pending Interrupt Vector Read/Clear
Lower Eight Bits of Free-running Timer (1 MHz)
Upper Four Bits of Free-running Timer
Watchdog Reset Clear
I
I
Reserved
Reserved
Reserved
Reserved
USB Device Address B (not used in 5-endpoint mode) 31
USB Address B, Endpoint 0 Counter
USB Address B, Endpoint 0 Configuration, or
USB Address A, Endpoint 3 in 5-endpoint mode
USB Address B, Endpoint 1 Counter
USB Address B, Endpoint 1 Configuration, or
USB Address A, Endpoint 4 in 5-endpoint mode
Hub Downstream Port Connect Status
Hub Downstream Ports Enable
2
2
2
C Position Configuration
C Status and Control
C Data
the specified port. Specifying address 0 (e.g., IOWX 0h) means
the I/O register is selected solely by the contents of X.
All undefined registers are reserved. Do not write to reserved
registers as this may cause an undefined operation or increased
current consumption during operation. When writing to registers
with reserved bits, the reserved bits must be written with ‘0.’
Function
CY7C65113C
Page 6 of 48
14
17
19
19
18
20
31
33
32
33
33
33
33
31
21
21
23
20
20
13
21
18
33
32
33
33
27
27
Page
[+] Feedback