CYII5SC1300AA-QDC Cypress Semiconductor Corp, CYII5SC1300AA-QDC Datasheet - Page 16

no-image

CYII5SC1300AA-QDC

Manufacturer Part Number
CYII5SC1300AA-QDC
Description
IC SENSOR IMMAGE COLOR 84-LCC
Manufacturer
Cypress Semiconductor Corp
Type
CMOS Imagingr

Specifications of CYII5SC1300AA-QDC

Pixel Size
6.7µm x 6.7µm
Active Pixel Array
1280H x 1024V
Frames Per Second
27
Voltage - Supply
3 V ~ 4.5 V
Package / Case
84-LCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
S
3.4.2 Image core supply considerations
The image sensor has several supply voltages:
Note that the IBIS5-A-1300 image sensor has no power rejection circuitry on-chip. As a
consequence all variations on the analog supply voltages can contribute to random
variations (noise) on the analog pixel signal, which is seen as random noise in the image.
During the camera design precautions have to be taken to supply the sensor with very
stable supply voltages to avoid this additional noise.
3.4.2.1 Snapshot shutter supply considerations
When using the IBIS5-A-1300 sensor in snapshot shutter mode only the recommended
supply voltage settings are listed below in Table 8.
YS
_
Contact
Cypress Semiconductor Corporation
CLOCK
IBIS5-A-1300
V
highest voltage that is applied to the chip.
The V
The V
that can be programmed with the K
register (see also 3.10.2.1.5).
S
and an external voltage can be applied to supply the multiple slope reset voltage.
When no external voltage is applied (recommended) the V
be connected to a capacitor (recommended value = 1µF).
V
V
V
Datasheet
EQUENCER
DDH
DDC
DDA
DDD
info@Fillfactory.com
frequency.
DDR_LEFT
DDR_RIGHT
is the analog supply of the image core and periphery.
Symbol
VDDH
VDDR_LEFT
VDDC
VDDA
VDDD
GNDA
GNDD
GND_AB
is the supply of the pixel core.
is the digital supply of the image core and periphery.
is the voltage that controls the sample switches and should always be the
register, the V
Table 8: Snapshot shutter recommended supply settings
voltage is the highest (nominal) reset voltage of the pixel core.
voltage is generated from the V
Document #: 38-05710 Rev.**(Revision 1.3)
Parameter
Voltage on HOLD switches.
Highest reset voltage.
Pixel core voltage.
Analog supply voltage of the
image core.
Digital supply voltage of the image
core.
Analog ground.
Digital ground.
Anti-blooming ground.
3901 North First Street
DDR_RIGHT
By setting the V
NEEPOINT_LSB/MSB
pin can be disconnected from the circuit
San Jose, CA 95134
DDR_LEFT
DDR_RIGHT_EXT
Typ
+4.5
+4.5
+3.3
+3.3
+3.3
0
0
0
DDR_RIGHT
voltage using a circuit
bits in the sequencer
Page 16 of 67
Unit
V
V
V
V
V
V
V
V
408-943-2600
bit in the
pin should

Related parts for CYII5SC1300AA-QDC