CYII5SC1300AA-QDC Cypress Semiconductor Corp, CYII5SC1300AA-QDC Datasheet - Page 42
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CYII5SC1300AA-QDC
Manufacturer Part Number
CYII5SC1300AA-QDC
Description
IC SENSOR IMMAGE COLOR 84-LCC
Manufacturer
Cypress Semiconductor Corp
Type
CMOS Imagingr
Specifications of CYII5SC1300AA-QDC
Pixel Size
6.7µm x 6.7µm
Active Pixel Array
1280H x 1024V
Frames Per Second
27
Voltage - Supply
3 V ~ 4.5 V
Package / Case
84-LCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
S
S
When S_
A-1300. The maximum tested frequency of S
3.10.3.3 Pins involved in the interface circuitry
Name
Digital controls
P_DATA<0>…<7>
P_DATA<15>…<9>
P_DATA<8>
SI2_ADDR<0>…<4>
P_WR
S_CLK
S_DATA
S_EN
SER_MODE
_DATA (15:12)
_DATA (11:0)
Contact
Cypress Semiconductor Corporation
IBIS5-A-1300
Datasheet
EN
info@Fillfactory.com
is asserted the parallel data is loaded into the internal registers of the IBIS5-
Address bits R
Data bits
Table 23: Pins involved in the interface circuitry
No.
38-45
78-84
1
46-50
2
3
4
5
6
Figure 19: Serial-3 –wire interface timing
Document #: 38-05710 Rev.**(Revision 1.3)
3901 North First Street
Function
Data parallel interface. <0> : LSB
Data parallel interface. <15> : MSB
Date parallel interface.
2 wire serial address bits (7 bits).
<0>:LSB
Bits 4,5 and 6 are tied together.
Clock serial interface.
Data serial interface.
Serial mode: 0 = Disable; 1 = Serial-3-wire enabled.
Parallel write.
Enable serial interface.
R
EG_ADDR (3:0)
EG_DATA (11:0)
_DATA
<4>:MSB
is 2.5 MHz.
San Jose, CA 95134
Page 42 of 67
408-943-2600