QT2032-EKG-1A2 Applied Micro Circuits Corporation, QT2032-EKG-1A2 Datasheet - Page 175

no-image

QT2032-EKG-1A2

Manufacturer Part Number
QT2032-EKG-1A2
Description
Manufacturer
Applied Micro Circuits Corporation
Datasheet

Specifications of QT2032-EKG-1A2

Lead Free Status / RoHS Status
Supplier Unconfirmed
13.4 PHY_XS Registers (Device 4)
Revision 5.11
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
1. PHY_XS transmit link status = latched low version of MDIO reg 4.24.12, transmit lanes aligned
2. PHY_XS Local fault = PHY_XS transmit fault (MDIO reg 4.8.11) + PHY_XS receive fault (MDIO reg 4.8.10)
3. PHY_XS power down enabled will power down the whole device with the exception of MDIO access
Bit
Reserved, RO
Reserved, RO
Speed Selection, RO
0 = operation at 10 Gb/s
Speed Selection, RO
0 = operation at 10 Gb/s
Speed Selection, RO
0 = operation at 10 Gb/s
Speed Selection, RO
0 = operation at 10 Gb/s
Speed Selection, RO
1 = operation at 10 Gb/s and above
Reserved, RO
Reserved, RO
Reserved, RO
Reserved, RO
Power Down, RW
0 = don’t power down
1 = power down
Reserved, RO
Speed Selection, RO
1 = operation at 10 Gb/s and above
writes ignored
loopback, RW
1= enable PHY_XS loopback
Reset RW/SC
1= reset
3
PHY_XS Control 1
AppliedMicro - Confidential & Proprietary
4.0
Reserved, RO
Reserved, RO
Power down capability, RO
1 = ability to power down
PHY XS Transmit link status, RO/LL
1=transmit link up
Reserved, RO
Reserved, RO
Reserved, RO
Reserved, RO
Local fault, RO
1=fault condition
Reserved, RO
Reserved, RO
Reserved, RO
Reserved, RO
Reserved, RO
Reserved, RO
Reserved, RO
2
1
PHY_XS Status 1
QT2022/32 - Data Sheet: DS3051
4.1
175