NP5Q128A13ESFC0E Micron Technology Inc, NP5Q128A13ESFC0E Datasheet - Page 34

• Manufacturer Part Number: NP5Q128A13ESFC0E
• Manufacturer: Micron Technology Inc

Specifications of NP5Q128A13ESFC0E

• Lead Free Status / RoHS Status: Supplier Unconfirmed

6.9
34/56
Quad output fast read (QOFR)
The quad output fast read (QOFR) instruction is very similar to the read data bytes at higher
speed (FAST_READ) instruction, except that the data are shifted out on four pins (pins
DQ0, DQ1, DQ2 and DQ3) instead of only one. Outputting the data on four pins instead of
one quadruples the data transfer bandwidth compared to the read data bytes at higher
speed (FAST_READ) instruction.
The device is first selected by driving Chip Select (S) Low. The instruction code for the quad
output fast read instruction is followed by a 3-byte address A[23:0] and a dummy byte, each
bit being latched-in during the rising edge of Serial Clock (C). Then the memory contents, at
that address, are shifted out on DQ0, DQ1, DQ2 and DQ3 at a maximum frequency f
during the falling edge of Serial Clock (C).
The instruction sequence is shown in
The first byte addressed can be at any location. The address is automatically incremented
to the next higher address after each byte of data is shifted out on DQ0, DQ1, DQ2 and
DQ3. The whole memory can, therefore, be read with a single quad output fast read
(QOFR) instruction. When the highest address is reached, the address counter rolls over to
00 0000h, so that the read sequence can be continued indefinitely.
Figure 14. Quad output fast read instruction sequence
1. After 40 clock cycles (cycle labeled 39 in the figured), data inputs (DQi) must be released because they
2. Once 6Bh command is recognized, W and HOLD functionality is automatically disabled.
DQ2
DQ2
DQ2
DQ2
DQ2
DQ3
DQ3
DQ3
DQ3
DQ3
DQ0
DQ0
DQ0
DQ0
DQ0
DQ1
DQ1
DQ1
DQ1
DQ1
C
C
C
C
S
S
S
S
become outputs.
Instruction 6Bh
Instruction 6Bh
Instruction 6Bh
Instruction 6Bh
Instruction 6Bh
‘1’
‘1’
24 bit Address
24 bit Address
24 bit Address
24 bit Address
24 bit Address
Figure
14.
Don’t care
Don’t care
Don’t care
Don’t care
Don’t care
Don’t care
8 dummy cycles
8 dummy cycles
8 dummy cycles
8 dummy cycles
8 dummy cycles
C
,