Z8S18033VSG Zilog, Z8S18033VSG Datasheet - Page 116

IC 33MHZ STATIC Z180 68-PLCC

Z8S18033VSG

Manufacturer Part Number
Z8S18033VSG
Description
IC 33MHZ STATIC Z180 68-PLCC
Manufacturer
Zilog
Series
Z8018xr
Datasheets

Specifications of Z8S18033VSG

Processor Type
Z180
Features
Enhanced Z180
Speed
33MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
68-LCC (J-Lead)
Core Size
8bit
Cpu Speed
33MHz
Digital Ic Case Style
PLCC
No. Of Pins
68
Supply Voltage Range
4.5V To 5.5V
Operating Temperature Range
0°C To +70°C
Svhc
No SVHC (18-Jun-2010)
Rohs Compliant
Yes
Processor Series
Z8S180X
Core
Z80
Data Bus Width
8 bit
Maximum Clock Frequency
33 MHz
Number Of Timers
2
Operating Supply Voltage
0 V to 3.3 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Development Tools By Supplier
Z8S18000ZEM
Minimum Operating Temperature
0 C
Base Number
8
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-4307
Q2431383
Z8S18033VSG

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
Z8S18033VSG
Manufacturer:
Zilog
Quantity:
40
Part Number:
Z8S18033VSG
Manufacturer:
ZILOG
Quantity:
6 252
Part Number:
Z8S18033VSG
Manufacturer:
Zilog
Quantity:
10 000
DMA/WAIT Control Register (DCNTL: 32H)
Bit
Bit/Field
R/W
Reset
Note: R = Read W = Write X = Indeterminate ? = Not Applicable
Bit
Position Bit/Field R/W
7
5
3
1
6
4
2
0
MWI1
IWI1
DMS1
DIM1
7
R/W
MWI1
0
0
0 R/W
0 R/W
0 R/W
R/W
6
R/W
MWI0
0
Value
5
IWI1
R/W
0
Description
Memory Wait Insertion —Specifies the number of wait
states introduced into CPU or DMAC memory access
cycles. MWI1 and MWI0 are set to 1 during RESET. See
section on Wait State Generator for details.
Wait Insertion — Specifies the number of Wait States
introduced into CPU or DMAC I/O access cycles. IWI1
and IWI0 are set to 1 during RESET. See section on Wait
State Generator for details.
DMA Request Sense — Specifies the DMA request
sense for channel 0 (DREQ0) and channel 1 (
respectively. When reset to 0, the input is level-sense.
When set to 1, the input is edge-sense.
DMA Channel 1 I/O and Memory Mode — Specifies
the source/destination and address modifier for channel 1
memory to/from I/O transfer modes. Reference Table 15.
4
IWI0
R/W
0
3
R/W
DMS1
0
Family MPU User Manual
2
DMS0
R/W
0
1
DIM1
R/W
0
UM005003-0703
Z8018x
DREQ
0
DIM0
R/W
0
1)
101

Related parts for Z8S18033VSG