PSB2186N-V11TR Infineon Technologies, PSB2186N-V11TR Datasheet - Page 168

no-image

PSB2186N-V11TR

Manufacturer Part Number
PSB2186N-V11TR
Description
IC ISDN SUBSCRIB ACCESS 44-PLCC
Manufacturer
Infineon Technologies
Datasheet

Specifications of PSB2186N-V11TR

Controller Type
Subscriber Access Controller (ISDN)
Interface
4-Wire SPI Serial
Voltage - Supply
4.75 V ~ 5.25 V
Current - Supply
17mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
44-PLCC
Lead Free Status / RoHS Status
Request inventory verification / Request inventory verification
Other names
PSB2186N-V11INTR
PSB2186N-V11TR
4.2.12
4.2.13
Value after reset:
TSF
Note:
TBA2-0 TIC-Bus Address
Note:
Semiconductor Group
7
Contains the value received in IOM channel B1, if programmed
(see C1C1, C1C0, SPCR register).
7
Terminal Specific Functions
0:
1:
The TSF bit will be cleared only by a hardware reset.
Defines the individual address for the ISAC-S TE on the IOM TIC bus
(see chapter 2.3.6).
This address is used to access the C/I- and D-channel on the IOM.
One device liable to transmit in C/I- and D-fields on the IOM should always be given
the address value "7".
B1-Channel Register
Synchronous Transfer Control RegisterSTCR
TSF
No terminal specific functions
The terminal specific functions are activated, such as
– Watchdog Timer
– Subscriber/Exchange Awake (EAW).
In this case the EAW line is always an input signal which can serve as a request
signal from the subscriber to initiate the awake function in a terminal.
A falling edge on the EAW line generates an SAW interrupt (EXIR).
When the RSS bit in the CIX0 register is zero, a falling edge on the EAW line
(Subscriber Awake) or a C/I code change (Exchange Awake) initiates a reset
pulse.
When the RSS bit is set to one a reset pulse is triggered only by the expiration
of the watchdog timer (see also CIX0-register description).
TBA2
00
H
TBA1
TBA0
168
ST1
B1CR
ST0
Write
Read
SC1
Register Description
SC0
Address 37
Address 37
0
0
H
H

Related parts for PSB2186N-V11TR